поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AT89LS53 датащи(PDF) 15 Page - ATMEL Corporation

номер детали AT89LS53
подробное описание детали  8-Bit Microcontroller with 12K Bytes Flash
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LS53 датащи(HTML) 15 Page - ATMEL Corporation

Back Button AT89LS53_06 Datasheet HTML 11Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 12Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 13Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 14Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 15Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 16Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 17Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 18Page - ATMEL Corporation AT89LS53_06 Datasheet HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 35 page
background image
15
AT89LS53
0851C–MICRO–3/06
The interconnection between master and slave CPUs with
SPI is shown in the following figure. The SCK pin is the
clock output in the master mode but is the clock input in the
slave mode. Writing to the SPI data register of the master
CPU starts the SPI clock generator, and the data written
shifts out of the MOSI pin and into the MOSI pin of the
slave CPU. After shifting one byte, the SPI clock generator
stops, setting the end of transmission flag (SPIF). If both
the SPI interrupt enable bit (SPIE) and the serial port inter-
rupt enable bit (ES) are set, an interrupt is requested.
The Slave Select input, SS/P1.4, is set low to select an
individual SPI device as a slave. When SS/P1.4 is set high,
the SPI port is deactivated and the MOSI/P1.5 pin can be
used as an input.
There are four combinations of SCK phase and polarity
with respect to serial data, which are determined by control
bits CPHA and CPOL. The SPI data transfer formats are
shown in Figures 8 and 9.
Figure 7. SPI Master-Slave Interconnection
8-BIT SHIFT REGISTER
MASTER
MISO
CLOCK GENERATOR
SPI
8-BIT SHIFT REGISTER
SLAVE
MISO
MOSI MOSI
SCK
SCK
SS
SS
V
CC
MSB
LSB
MSB
LSB
Figure 8. SPI transfer Format with CPHA = 0
*Not defined but normally MSB of character just received



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com