поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8976 датащи(PDF) 55 Page - Wolfson Microelectronics plc

номер детали WM8976
подробное описание детали  Stereo CODEC With Speaker Driver
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8976 датащи(HTML) 55 Page - Wolfson Microelectronics plc

Back Button WM8976 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 53Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 54Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 55Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 56Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 57Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 58Page - Wolfson Microelectronics plc WM8976 Datasheet HTML 59Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 108 page
background image
Pre-Production
WM8976
w
PP Rev 3.0 April 2006
55
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R49
Output control
2
SPKBOOST
0
0 = speaker gain = -1;
DC = AVDD / 2
1 = speaker gain = +1.5;
DC = 1.5 x AVDD / 2
R1
Power
management
1
8
BUFDCOPEN
0
Dedicated buffer for DC level shifting
output stages when in 1.5x gain
boost configuration.
0=Buffer disabled
1=Buffer enabled (required for 1.5x
gain boost)
Table 41 Speaker Boost Stage Control
SPKBOOST
OUTPUT
STAGE GAIN
OUTPUT DC
LEVEL
OUTPUT STAGE
CONFIGURATION
0
1x (0dB)
AVDD/2
Inverting
1
1.5x (3.52dB)
1.5xAVDD/2
Non-inverting
Table 42 Output Boost Stage Details
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
5
MUTERPGA2INV
0
Mute input to INVROUT2 mixer
4
INVROUT2
0
Invert ROUT2 output
3:1
BEEPVOL
000
AUXR input to ROUT2 inverter gain
000 = -15dB
...
111 = +6dB
R43
Beep control
0
BEEPEN
0
0 = mute AUXR beep input
1 = enable AUXR beep input
Table 43 AUXR – ROUT2 BEEP Mixer Function
ZERO CROSS TIMEOUT
A zero-cross timeout function is also provided so that if zero cross is enabled on the input or output
PGAs the gain will automatically update after a timeout period if a zero cross has not occurred. This
is enabled by setting SLOWCLKEN. The timeout period is dependent on the clock input to the digital
and is equal to 2
21 * input clock period.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
Control
0
SLOWCLKEN
0
Slow clock enable. Used for both the
jack insert detect debounce circuit and
the zero cross timeout.
0 = slow clock disabled
1 = slow clock enabled
Table 44 Timeout Clock Enable Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com