TAS5036B datasheet(18/56 Pages) TI

номер детали	TAS5036B

подробное описание детали	Six Channel Digital Audio PWM Precessor

PDF	56 Pages

Scroll/Zoom	100%

производитель	TI [Texas Instruments]

домашняя страница	http://www.ti.com

Logo

18 / 56 page

Architecture Overview

SLES073—February 2003

TAS5036B

2-Channel I2S Stereo Input/Output (24-Bit Transfer Word Size)

SCLK

24 Clks

LRCLK

Left Channel

24-Bit Mode

20-Bit Mode

16-Bit Mode

MSB

LSB

SCLK

24 Clks

Right Channel

MSB

LSB

Figure 2–4. I2S 48-Fs Format

2.1.7.2

Left-Justified Timing

Left-justified (LJ) timing uses an LRCLK to define when the data being transmitted is for the left channel and

the right channel. The LRCLK is high for the left channel and low for the right channel. A bit clock running at

48 or 64 times Fs is used to clock in the data. The first bit of data appears on the data lines at the same time

the LRCLK toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The TAS5036B

masks unused trailing data bit positions. Master mode only supports a 64 times Fs bit clock.

SCLK

32 Clks

LRCLK

Left Channel

24-Bit Mode

MSB

LSB

2-Channel Left-Justified Stereo Input

32 Clks

LRCLK

Right Channel

MSB

LSB

NOTE: All data presented in 2s complement form with MSB first.

Figure 2–5. Left-Justified 64-Fs Format

TAS5036B датащи(PDF) 18 Page - Texas Instruments

TAS5036B датащи(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL