поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43L21 датащи(PDF) 32 Page - Cirrus Logic

номер детали CS43L21
подробное описание детали  Low Power, Stereo Digital to Analog Converter
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L21 датащи(HTML) 32 Page - Cirrus Logic

Back Button CS43L21 Datasheet HTML 28Page - Cirrus Logic CS43L21 Datasheet HTML 29Page - Cirrus Logic CS43L21 Datasheet HTML 30Page - Cirrus Logic CS43L21 Datasheet HTML 31Page - Cirrus Logic CS43L21 Datasheet HTML 32Page - Cirrus Logic CS43L21 Datasheet HTML 33Page - Cirrus Logic CS43L21 Datasheet HTML 34Page - Cirrus Logic CS43L21 Datasheet HTML 35Page - Cirrus Logic CS43L21 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 63 page
background image
32
DS723A1
CS43L21
4.8
Recommended Power-Down Sequence
To minimize audible pops when turning off or placing the D/A in standby,
1.
Mute the DAC’s.
2.
Set the PDN bit in the power control register to ‘1’b. The D/A will not power down until it reaches a fully
muted sate. Do not remove MCLK until after the part has fully muted. Note that it may be necessary to
disable the soft ramp and/or zero cross volume transitions to achieve faster muting/power down.
3.
Bring RESET low.
Initialization
Software Mode
Registers setup to
desired settings.
RESET = Low?
No Power
1. No audio signal
generated.
Off Mode (Power Applied)
1. No audio signal generated.
2. Control Port Registers reset
to default.
Control Port
Active
Control Port Valid
Write Seq. within
10 ms?
Hardware Mode
Minimal feature
set support.
PDN bit = '1'b?
Sub-Clocks Applied
1. LRCK valid.
2. SCLK valid.
3. Audio samples
processed.
Valid
MCLK/LRCK
Ratio?
No
Yes
No
Yes
No
Yes
Yes
No
Normal Operation
Audio signal generated per control port or stand-
alone settings.
Analog Output Freeze
1. Aout bias = last audio sample.
2. DAC Modulators stop operation.
3. Audible pops.
ERROR: MCLK removed
PDN bit set to '1'b
(software mode only)
Standby Mode
1. No audio signal generated.
2. Control Port Registers retain
settings.
Reset Transition
1. Pops suppressed.
Power Off Transition
1. Audible pops.
ERROR: Power removed
Valid
MCLK Applied?
No
20 ms delay
Charge Caps
1. VQ Charged to
quiescent voltage.
2. Filtx+ Charged.
Digital/Analog
Output Muted
50 ms delay
Charge Pump
Powered Up
Headphone Amp
Powered Up
20
µs delay
Headphone Amp
Powered Down
20
µs delay
Stand-By
Transition
1. Pops suppressed.
ERROR: MCLK/LRCK ratio change
RESET = Low
Figure 17. Initialization Flow Chart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com