поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

CS43L21 датащи(PDF) 16 Page - Cirrus Logic

номер детали CS43L21
подробное описание детали  Low Power, Stereo Digital to Analog Converter
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L21 датащи(HTML) 16 Page - Cirrus Logic

Back Button CS43L21 Datasheet HTML 12Page - Cirrus Logic CS43L21 Datasheet HTML 13Page - Cirrus Logic CS43L21 Datasheet HTML 14Page - Cirrus Logic CS43L21 Datasheet HTML 15Page - Cirrus Logic CS43L21 Datasheet HTML 16Page - Cirrus Logic CS43L21 Datasheet HTML 17Page - Cirrus Logic CS43L21 Datasheet HTML 18Page - Cirrus Logic CS43L21 Datasheet HTML 19Page - Cirrus Logic CS43L21 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 63 page
background image
16
DS723A1
CS43L21
COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE
Notes:
8.
Response is clock dependent and will scale with Fs. Note that the response plots (Figure 27 to Figure 30
on page 60) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
9.
Measurement Bandwidth is from Stopband to 3 Fs.
SWITCHING SPECIFICATIONS - SERIAL PORT
(Inputs: Logic 0 = DGND, Logic 1 = VL.)
Parameter (Note 8)
Min
Typ
Max
Unit
Frequency Response 10 Hz to 20 kHz
-0.01
-
+0.08
dB
Passband
to -0.05 dB corner
to -3 dB corner
0
0
-
-
0.4780
0.4996
Fs
Fs
StopBand
0.5465
-
-
Fs
StopBand Attenuation (Note 9)
50
-
-
dB
Group Delay
-
10.4/Fs
-
s
De-emphasis Error
Fs = 32 kHz
Fs = 44.1 kHz
Fs = 48 kHz
-
-
-
-
-
-
+1.5/+0
+0.05/-0.25
-0.2/-0.4
dB
dB
dB
Parameters
Symbol
Min
Max
Units
RESET pin Low Pulse Width
(Note 10)
1-
ms
MCLK Frequency
1.024
38.4
MHz
MCLK Duty Cycle
(Note 11)
45
55
%
Slave Mode
Input Sample Rate (LRCK)
Quarter-Speed Mode
Half-Speed Mode
Single-Speed Mode
Double-Speed Mode
Fs
Fs
Fs
Fs
4
8
4
50
12.5
25
50
100
kHz
kHz
kHz
kHz
LRCK Duty Cycle
45
55
%
SCLK Frequency
1/tP
-64•Fs
Hz
SCLK Duty Cycle
45
55
%
LRCK Setup Time Before SCLK Rising Edge
ts(LK-SK)
40
-
ns
SDIN Setup Time Before SCLK Rising Edge
ts(SD-SK)
20
-
ns
SDIN Hold Time After SCLK Rising Edge
th
20
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com