 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
BSP204 датащи(PDF) 2 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
BSP204 датащи(HTML) 2 Page - NXP Semiconductors |
|
|
2 / 12 page  April 1995 2 Philips Semiconductors Product specification P-channel enhancement mode vertical D-MOS transistor BSP204; BSP204A FEATURES • Direct interface to C-MOS, TTL, etc. • High-speed switching • No secondary breakdown. DESCRIPTION P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers. PINNING - TO-92 variant (BSP204) PINNING - TO-92 variant (BSP204A) PIN DESCRIPTION 1 gate 2 drain 3 source PIN DESCRIPTION 1 source 2 gate 3 drain QUICK REFERENCE DATA PIN CONFIGURATION SYMBOL PARAMETER CONDITIONS MAX. UNIT −VDS drain-source voltage 200 V −I D drain current DC value 250 mA RDS(on) drain-source on-resistance −ID = 200 mA −VGS = 10 V 15 Ω VGS(th) gate-source threshold voltage −ID = 1 mA VGS = VDS 2.8 V Fig.1 Simplified outline and symbol. handbook, halfpage 1 3 2 MAM147 s d g |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
