| поискавой системы для электроныых деталей |
|
PM6681ATR датащи(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM6681ATR датащи(HTML) 6 Page - STMicroelectronics |
|
6 / 12 page ![]() Pin settings PM6681A 6/12 16 LDO FB Feedback input for the adjustable internal linear regulator. This pin is connected to a resistive voltage-divider from LDO to SGND to adjust the output voltage from 0.9V to 3.3V. 17 V5SW Internal 5V regulator bypass connection. – If V5SW is connected to OUT5 (or to an external 5V supply) and V5SW is greater than 4.9V, the LDO5 regulator shuts down and the LDO5 pin is directly connected to OUT5 through a 3W (max) switch. If V5SW is connected to GND, the LDO5 linear regulator is always on. 18 LDO5 5V internal regulator output. It can provide up to 100mA peak current. LDO5 pin supplies embedded low side gate drivers and an external load. 19 VIN Device supply voltage input and battery voltage sense. A bypass filter (4 Ω and 4.7mF) between the battery and this pin is recommended. 20 CSENSE1 Positive current sense input for the switching section 1. This pin must be connected through a resistor to the drain of the synchronous rectifier to obtain a positive current limit threshold for the power supply controller. 21 PHASE1 Switch node connection and return path for the high side driver for the section 1.It is also used as negative current sense input. 22 HGATE1 High-side gate driver ouput for section 1. This is the floating gate driver output. 23 BOOT1 Bootstrap capacitor connection for the switching section 1. It supplies the high-side gate driver. 24 SKIP Pulse skipping mode control input. – If the pin is connected to LDO5 the PWM mode is enabled. – If the pin is connected to GND, the pulse skip mode is enabled. – If the pin is connected to VREF the pulse skip mode is enabled but the switching frequency is kept higher than 33KHz (No-audible puse skip mode). 25 EN1 Enable input for the switching section 1. – The section 1 is enabled applying a voltage greater than 2.4V to this pin. – The section 1 is disabled applying a voltage lower than 0.8V. When the section is disabled the High Side gate driver goes low and Low Side gate driver goes high. 26 PGOOD1 Power Good ouput signal for the section 1. This pin is an open drain ouput and when the ouput of the switching section 1 is out of +/- 10% of its nominal value.It is pulled down. 27 PGOOD2 Power Good ouput signal for the section 2. This pin is an open drain ouput and when the ouput of the switching section 2 is out of +/- 10% of its nominal value.It is pulled down. 28 FB1 Feedback input for the switching section 1. This pin is connected to a resistive voltage-divider from OUT1 to PGND to adjust the output voltage from 0.9V to 5.5V. 29 OUT1 Output voltage sense for the switching section 1.This pin must be directly connected to the output votage of the switching section. Table 1. Pin functions (continued) N° Pin Function |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |