поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72361 датащи(PDF) 188 Page - STMicroelectronics

номер детали ST72361
подробное описание детали  8-BIT MCU WITH FLASH OR ROM, 10-BIT ADC, 5 TIMERS, SPI, 2x LINSCI
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361 датащи(HTML) 188 Page - STMicroelectronics

Back Button ST72361 Datasheet HTML 184Page - STMicroelectronics ST72361 Datasheet HTML 185Page - STMicroelectronics ST72361 Datasheet HTML 186Page - STMicroelectronics ST72361 Datasheet HTML 187Page - STMicroelectronics ST72361 Datasheet HTML 188Page - STMicroelectronics ST72361 Datasheet HTML 189Page - STMicroelectronics ST72361 Datasheet HTML 190Page - STMicroelectronics ST72361 Datasheet HTML 191Page - STMicroelectronics ST72361 Datasheet HTML 192Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 224 page
background image
ST72361
188/224
CLOCK CHARACTERISTICS (Cont’d)
12.5.4 PLL Characteristics
Operating conditions: VDD 3.8 to 5.5V @ TA 0 to 70°C
1) or V
DD 4.5 to 5.5V @ TA -40 to 125°C
Notes:
1. Data characterized but not tested.
2. Under characterization
Figure 101. PLL Jitter vs Signal Frequency1)
The user must take the PLL jitter into account in
the application (for example in serial communica-
tion or sampling of high frequency signals). The
PLL jitter is a periodic effect, which is integrated
over several CPU cycles. Therefore, the longer the
period of the application signal, the less it is im-
pacted by the PLL jitter.
Figure 101 shows the PLL jitter integrated on ap-
plication signals in the range 125 kHz to 2 MHz. At
frequencies of less than 125 kHz, the jitter is neg-
ligible.
Notes:
1. Measurement conditions: fCPU = 4 MHz, TA = 25°C
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD(PLL)
PLL Voltage Range
TA = 0 to +70°C
3.8
5.5
TA = -40 to +125°C
4.5
fOSC
PLL input frequency range
2
4
MHz
∆ fCPU/fCPU
PLL jitter1)
fOSC = 4 MHz, VDD = 4.5 to 5.5V
Note 2
%
fOSC = 2 MHz, VDD = 4.5 to 5.5V
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
2000
1000
500
250
125
Application Signal Frequency (KHz)
PLL ON
PLL OFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com