поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8347E датащи(PDF) 83 Page - Freescale Semiconductor, Inc

номер детали MPC8347E
подробное описание детали  Integrated Host Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8347E датащи(HTML) 83 Page - Freescale Semiconductor, Inc

Back Button MPC8347E Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 83Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 84Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 85Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 86Page - Freescale Semiconductor, Inc MPC8347E Datasheet HTML 87Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 108 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3
Freescale Semiconductor
83
Clocking
19 Clocking
Figure 40 shows the internal distribution of the clocks.
Figure 40. MPC8347EA Clock Subsystem
The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device
is configured in PCI host or PCI agent mode. When the MPC8347EA is configured as a PCI host device,
CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (
÷2) and the multiplexors for
PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether
CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select
whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to
synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,
with equal delay to all PCI agent devices in the system, to allow the MPC8347EA to function. When the
MPC8347EA is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN
signal should be tied to GND.
Core PLL
System PLL
DDR
LBIU
LSYNC_IN
LSYNC_OUT
LCLK[0:2]
MCK[0:5]
MCK[0:5]
core_clk
e300 core
csb_clk to rest
CLKIN
csb_clk
MPC8347EA
6
6
DDR
Memory
Local Bus
PCI_CLK_OUT[0:4]
PCI_SYNC_OUT
PCI_CLK/
Clock
Unit
of the device
ddr_clk
lbiu_clk
CFG_CLKIN_DIV
PCI Clock
PCI_SYNC_IN
Device
Memory
Device
/n
to local bus
memory
controller
to DDR
memory
controller
DLL
Clock
Div
/2
Divider
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com