поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ICS9LPR502 датащи(PDF) 20 Page - Renesas Technology Corp

номер детали ICS9LPR502
подробное описание детали  56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS9LPR502 датащи(HTML) 20 Page - Renesas Technology Corp

Back Button ICS9LPR502 Datasheet HTML 16Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 17Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 18Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 19Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 20Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 21Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 22Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 23Page - Renesas Technology Corp ICS9LPR502 Datasheet HTML 24Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 30 page
background image
IDTTM/ICSTM
56-pin CK505 w/Fully Integrated Voltage Regulator
1124D—02/26/09
Advance Information
ICS9LPR502
56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR
20
Datasheet
Byte 0 FS Readback and PLL Selection Register
Bit
Pin
Name
Description
Type
Default
7
-
FSLC
CPU Freq. Sel. Bit (Most Significant)
R
Latch
6
-
FSLB
CPU Freq. Sel. Bit
R
Latch
5
-
FSLA
CPU Freq. Sel. Bit (Least Significant)
R
Latch
4-
iAMT_EN
Set via SMBus or dynamically by CK505 if detects
dynamic M1
RW
0
3
Reserved
Reserved
RW
0
2
-
SRC_Main_SEL
Select source for SRC Main
RW
0
1
-
SATA_SEL
Select source for SATA clock
RW
0
0
-
PD_Restore
1 = on Power Down de-assert return to last known
state
0 = clear all SMBus configurations as if cold power-on
and go to latches open state
This bit is ignored and treated at '1' if device is in iAMT
mode.
RW
1
Byte 1 DOT96 Select and PLL3 Quick Config Register
Bit
Pin
Name
Description
Type
Default
7
13/14
SRC0_SEL
Select SRC0 or DOT96
RW
0
6
-
PLL1_SSC_SEL
Select 0.5% down or center SSC
RW
0
5
PLL3_SSC_SEL
Select 0.5% down or center SSC
RW
0
4
PLL3_CF3
PLL3 Quick Config Bit 3
RW
0
3
PLL3_CF2
PLL3 Quick Config Bit 2
RW
0
2
PLL3_CF1
PLL3 Quick Config Bit 1
RW
0
1
PLL3_CF0
PLL3 Quick Config Bit 0
RW
1
0
PCI_SEL
PCI_SEL
RW
1
Byte 2 Output Enable Register
Bit
Pin
Name
Description
Type
Default
7
REF_OE
Output enable for REF, if disabled output is tri-stated
RW
1
6
USB_OE
Output enable for USB
RW
1
5
PCIF5_OE
Output enable for PCI5
RW
1
4
PCI4_OE
Output enable for PCI4
RW
1
3
PCI3_OE
Output enable for PCI3
RW
1
2
PCI2_OE
Output enable for PCI2
RW
1
1
PCI1_OE
Output enable for PCI1
RW
1
0
PCI0_OE
Output enable for PCI0
RW
1
Byte 3 Output Enable Register
Bit
Pin
Name
Description
Type
Default
7
SRC11_OE
Output enable for SRC11
RW
1
6
SRC10_OE
Output enable for SRC10
RW
1
5SRC9_OE
Output enable for SRC9
RW
1
4
SRC8/ITP_OE
Output enable for SRC8 or ITP
RW
1
3
SRC7_OE
Output enable for SRC7
RW
1
2
SRC6_OE
Output enable for SRC6
RW
1
1SRC5_OE
Output enable for SRC5
RW
1
0
SRC4_OE
Output enable for SRC4
RW
1
Byte 4 Output Enable and Spread Spectrum Disable Register
Bit
Pin
Name
Description
Type
Default
7
SRC3_OE
Output enable for SRC3
RW
1
6
SATA/SRC2_OE
Output enable for SATA/SRC2
RW
1
5SRC1_OE
Output enable for SRC1
RW
1
4
SRC0/DOT96_OE
Output enable for SRC0/DOT96
RW
1
3
CPU1_OE
Output enable for CPU1
RW
1
2CPU0_OE
Output enable for CPU0
RW
1
1
PLL1_SSC_ON
Enable PLL1's spread modulation
RW
1
0
PLL3_SSC_ON
Enable PLL3's spread modulation
RW
1
Spread Enabled
1
Output Disabled
Spread Disabled
Spread Disabled
Output Enabled
Output Enabled
Spread Enabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
0
01
Output Disabled
Output Disabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
1
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
0
Output Disabled
Output Disabled
Output Disabled
0
Down spread
Down spread
See Table 2: PLL3 Quick Configuration
Only applies if Byte 0, bit 2 = 0.
DOT96
Center spread
Center spread
SRC0
01
1
SATA = SRC_Main
Configuration Not Saved
iAMT Enabled
SRC Main = PLL3
See Table 1 : CPU Frequency Select Table
Legacy Mode
SRC Main = PLL1
Configuration Saved
SATA = PLL2
PCI from PLL1
PCI from SRC_MAIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com