| поискавой системы для электроныых деталей |
|
ICS9LPR502 датащи(PDF) 1 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS9LPR502 датащи(HTML) 1 Page - Renesas Technology Corp |
|
1 / 30 page ![]() ICS9LPR502 IDTTM/ICSTM 56-pin CK505 w/Fully Integrated Voltage Regulator 1124D—02/26/09 56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR 1 Datasheet Recommended Application: Key Specifications: CK505 compliant clock with fully integrated voltage regulator, PCIe Gen 1 compliant • CPU outputs cycle-cycle jitter < 85ps • SRC output cycle-cycle jitter < 125ps • PCI outputs cycle-cycle jitter < 250ps • +/- 100ppm frequency accuracy on CPU & SRC clocks Pin Configuration Output Features: • 2 - CPU differential low power push-pull pairs • 7 - SRC differential low power push-pull pairs • 1 - CPU/SRC selectable differential low power push-pull pair • 1 - SRC/DOT selectable differential low power push-pull pair • 5 - PCI, 33MHz • 1 - PCI_F, 33MHz free running • 1 - USB, 48MHz • 1 - REF, 14.318MHz Features/Benefits: • Does not require external pass transistor for voltage regulator • Supports spread spectrum modulation, default is 0.5% down spread • Uses external 14.318MHz crystal, external crystal load caps are required for frequency tuning • One differential push-pull pair selectable between SRC and two single-ended outputs Table 1: CPU Frequency Select Table PCI0/CR#_A 1 56 SCLK VDDPCI 2 55 SDATA PCI1/CR#_B 3 54 REF0/FSLC/TEST_SEL PCI2/TME 4 53 VDDREF PCI3 5 52 X1 PCI4/SRC5_EN 6 51 X2 PCI_F5/ITP_EN 7 50 GNDREF GNDPCI 8 49 FSLB/TEST_MODE VDD48 9 48 CK_PWRGD/PD# USB_48MHz/FSLA 10 47 VDDCPU GND4811 46CPUT0 VDDI/O96Mhz 12 45 CPUC0 DOTT_96/SRCT0 13 44 GNDCPU DOTC_96/SRCC0 14 43 CPUT1 GND 15 42 CPUC1 VDD 16 41 VDDI/OCPU SRCT1/SE1 17 40 NC SRCC1/SE218 39CPUT2_ITP/SRCT8 GND 19 38 CPUC2_ITP/SRCC8 VDDPLL3I/O 20 37 VDDSRCI/O SRCT2/SATAT 21 36 SRCT7/CR#_F SRCC2/SATAC 22 35 SRCC7/CR#_E GNDSRC 23 34 GNDSRC SRCT3/CR#_C 24 33 SRCT6 SRCC3/CR#_D 25 32 SRCC6 VDDSRCI/O 26 31 VDDSRC SRCT4 27 30 PCI_STOP#/SRCT5 SRCC4 28 29 CPU_STOP#/SRCC5 56-SSOP/TSSOP FSLC 2 B0b7 FSLB 1 B0b6 FSLA 1 B0b5 CPU MHz SRC MHz PCI MHz REF MHz USB MHz DOT MHz 0 0 0 266.66 0 0 1 133.33 0 1 0 200.00 0 1 1 166.66 1 0 0 333.33 1 0 1 100.00 1 1 0 400.00 11 1 1. FS LA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in the Input/Supply/Common Output Parameters Table for correct values. Also refer to the Test Clarification Table. 2. FS LC is a three-level input. Please see the VIL_FS and VIH_FS specifications in the Input/Supply/Common Output Parameters Table for correct values. Reserved 100.00 33.33 14.318 48.00 96.00 |
Аналогичный номер детали - ICS9LPR502 |
|
Аналогичное описание - ICS9LPR502 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |