CS5320 datasheet(66/160 Pages) AMCC

66 / 160 page

S5320 – PCI Match Maker: Operation Registers

DS1656

AMCC Confidential and Proprietary

Revision 5.03 – June 14, 2006

Data Sheet

Table 31. Reset Control Register

Bit

Description

31:29

nvRAM Access Control. This field provides a method for access to the optional external non-volatile memory.

Write operations are achieved by a sequence of byte operations involving these bits and the 8-bit field of bits 23

through 16. The sequence requires that the low-order address, high-order address, and then a data byte are

loaded in order. Bit 31 of this field acts as a combined enable and ready for the access to the external memory.

D31 must be written to a 1 before an access can begin, and subsequent accesses must wait for bit D31 to

become 0 (ready).

D31

D30

D29

W/R

Inactive

Load low address byte

Load high address byte

Begin write

Begin read

Ready

Busy

Cautionary note: The nonvolatile memory interface is also available for access by the Add-On interface. While

simultaneous accesses to the nv memory by both the Add-On and PCI are supported (via arbitration logic), soft-

ware must be designed to prevent the possibility of data corruption within the memory and to provide for accu-

rate data retrieval.

nvRAM Access Failed. Indicate the last nvRAM access failed. This flag is cleared automatically upon the start of

the next read/write operation.

Mailbox Flag Reset. Writing a one to this bit causes all mailbox status flags to become reset (EMPTY). It is not

necessary to write this bit to 0 afterwards because it is used internally to produce a reset pulse. Since reading

this bit will always return a 0, this bit is write only.

Reserved. Always zero.

Read FIFO Reset. Writing a one to this bit causes the read FIFO to reset (empty). It is not necessary to write a 0

to this bit. This bit is write only. This feature is intended for test only. However, it can be used during operation if

several PCI idle cycles are inserted following the assertion of this command.

Add-On Pin Reset. Writing a one to this bit causes the reset output pin to become active (SYSRST#). Clearing

this bit is necessary in order to remove the assertion of reset. This bit is read/write.

23:16

Non-volatile Memory Address/Data Port. This 8-bit field is used in conjunction with bits 31, 30 and 29 of this reg-

ister to access the external non-volatile memory. The contents written are either low address, high address, or

data as defined by bits 30 and 29. This register will contain the external non-volatile memory data when the

proper read sequence for bits 31 through 29 is performed.

15:0

Reserved. Always zero.

CS5320 датащи(PDF) 66 Page - Applied Micro Circuits Corporation

CS5320 датащи(HTML) 66 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL