CS5320 datasheet(130/160 Pages) AMCC

130 / 160 page

S5320 – PCI Match Maker: Pass-Thru Operation

130

DS1656

AMCC Confidential and Proprietary

Revision 5.03 – June 14, 2006

Data Sheet

For all Active mode transfers, the DXFR# signal is

used by Add-On logic as the data transfer signal. Data

must be latched at the rising edge of ADCLK when

DXFR# is asserted for a PCI write. Conversely, for PCI

Reads, the rising edge of ADCLK when DXFR# is

asserted can be used to increment to the next data

field.

Figure 70. Active mode PCI Read (Zero Programmed

Wait States) with PTADR#

Figure 71. Active Mode PCI Read without PTADR#

The PTADR# signal is controlled by the most signifi-

cant bit of every region control field in the PTCR

driven at the start of an Active mode transfer. If this bit

is set to one, the PTADR# pin will be enabled and

driven active (low) for one and only one clock after

PTATN# was sampled active provided PTWAIT# was

also sampled high.

Figure 72. Active Mode PCI Write without PTADR#

When PTADR# is active (low), the S5320 will drive the

DQ[31:0] bus with the 32-bit PCI address regardless of

the PTMODE pin. To avoid contention on the DQ[31:0]

bus during PCI read cycles, the S5320 incorporates a

turnaround cycle before starting to drive the data

(DXFR# assertion). This is needed only when

PTADR# is enabled and when zero wait states are

programmed during a Pass-Thru read cycle. The cycle

immediately following the address cycle will be a turn-

around cycle as shown in Figure 70.

If PTADR# is disabled, the DXFR# output will be

driven one clock cycle after PTATN# is valid (PTATN#

is not considered active until PTATN# is low and

PTWAIT# is high) regardless of the transfer being a

read or a write. Figure 71 shows a PCI read cycle with

PTADR# disabled.

Figure 72 shows a Pass-Thru write cycle with PTADR#

disabled.

ADCLK

PTATN#

PTBURST#

PTNUM[1:0]

PTWR

PTBE[3:0]

DXFR#

DQ[31:0]

PTWAIT#

PTADDR

DATA

PTADR#

01b

ADCLK

PTATN#

PTBURST#

PTNUM[1:0]

PTWR

PTBE[3:0]

DXFR#

DQ[31:0]

PTWAIT#

DATA

PTADR#

01b

234

ADCLK

PTATN#

PTBURST#

PTNUM[1:0]

PTWR

PTBE[3:0]

DXFR#

DQ[31:0]

PTWAIT#

DATA

PTADR#

01b

234

CS5320 датащи(PDF) 130 Page - Applied Micro Circuits Corporation

CS5320 датащи(HTML) 130 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL