поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56307/D датащи(PDF) 13 Page - NXP Semiconductors

номер детали DSP56307/D
подробное описание детали  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56307/D датащи(HTML) 13 Page - NXP Semiconductors

Back Button DSP56307/D Datasheet HTML 9Page - NXP Semiconductors DSP56307/D Datasheet HTML 10Page - NXP Semiconductors DSP56307/D Datasheet HTML 11Page - NXP Semiconductors DSP56307/D Datasheet HTML 12Page - NXP Semiconductors DSP56307/D Datasheet HTML 13Page - NXP Semiconductors DSP56307/D Datasheet HTML 14Page - NXP Semiconductors DSP56307/D Datasheet HTML 15Page - NXP Semiconductors DSP56307/D Datasheet HTML 16Page - NXP Semiconductors DSP56307/D Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 156 page
background image
Signals/Connections
External Memory Expansion Port (Port A)
MOTOROLA
DSP56307 Technical Data
1-7
External Data Bus
External Bus Control
Table 1-7
External Data Bus Signals
Signal
Name
Type
State During
Reset
Signal Description
D0ÐD23
Input/
Output
Tri-stated
Data Bus
ÑWhen the DSP is the bus master,
D0ÐD23 are active-high, bidirectional
input/outputs that provide the bidirectional data
bus for external program and data memory
accesses. Otherwise, D0ÐD23 are tri-stated. These
lines have weak keepers to maintain the last state
even if all drivers are tri-stated.
Table 1-8
External Bus Control Signals
Signal
Name
Type
State During
Reset
Signal Description
AA0ÐAA3
RAS0ÐRAS3
Output
Output
Tri-stated
Address Attribute
ÑWhen defined as AA, these signals
can be used as chip selects or additional address lines.
The default use defines a priority scheme under which
only one AA signal can be asserted at a time. Setting the
AA priority disable (APD) bit (Bit 14) of the OMR, the
priority mechanism is disabled and the lines can be
used together as four external lines that can be decoded
externally into 16 chip select signals.
Row Address Strobe
ÑWhen defined as RAS, these
signals can be used as RAS for DRAM interface. These
signals are tri-statable outputs with programmable
polarity.
RD
Output Tri-stated
Read Enable
ÑWhen the DSP is the bus master, RD is
an active-low output that is asserted to read external
memory on the data bus (D0ÐD23). Otherwise, RD is
tri-stated.
WR
Output Tri-stated
Write Enable
ÑWhen the DSP is the bus master, WR is
an active-low output that is asserted to write external
memory on the data bus (D0ÐD23). Otherwise, the
signals are tri-stated.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Not Recommended for New Design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com