M66596 datasheet(40/133 Pages) RENESAS

40 / 133 page

M66596FP/WG

rev .1.00

2006.3.14

page 38 of 127

2.10 Frame number register

Frame number register [FRMNUM]

<Address: 4CH>

OVRN

CRCE

SOFRM

FRNM

Bit

Name

Function

S/W

H/W

Note

OVRN

Overrun / Underrun

0: No error

1: Error issued

R/W(0)

2.10.1

*1)

CRCE

Reception data error

0: No error

1: Error issued

R/W(0)

2.10.1

13-12 Nothing is placed here. These should be fixed at “0”.

SOFRM

Frame number update interrupt mode

0: Interrupt asserted upon SOF reception and

timer interpolation.

1: Interrupt asserted if SOF is damaged or

missing.

R/W

2.10.2

3.2.8

*1)

10-0 FRNM

Frame number

The frame number can be confirmed.

2.10.2

<<Note>>

*1) Frame number update interrupts are not issued for uSOF packet detection other than “UFRNM=0”.

micro frame number register [UFRMNUM]

<Address: 4EH>

UFRNM

Bit

Name

Function

S/W

H/W

Note

15-3 Nothing is placed here. These should be fixed at "0".

2-0 UFRNM

micro frame

The micro frame number can be confirmed.

2.10.2

*2)

<<Note>>

*2) When using Full-Speed operation, “000” is normally read with this bit.

M66596 датащи(PDF) 40 Page - Renesas Technology Corp

M66596 датащи(HTML) 40 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL