поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SN250 датащи(PDF) 48 Page - STMicroelectronics

номер детали SN250
подробное описание детали  Single-chip ZigBee/802.15.4 solution
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SN250 датащи(HTML) 48 Page - STMicroelectronics

Back Button SN250 Datasheet HTML 44Page - STMicroelectronics SN250 Datasheet HTML 45Page - STMicroelectronics SN250 Datasheet HTML 46Page - STMicroelectronics SN250 Datasheet HTML 47Page - STMicroelectronics SN250 Datasheet HTML 48Page - STMicroelectronics SN250 Datasheet HTML 49Page - STMicroelectronics SN250 Datasheet HTML 50Page - STMicroelectronics SN250 Datasheet HTML 51Page - STMicroelectronics SN250 Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 130 page
background image
Functional description—application modules
SN250
48/130
EXP is written to the SC1_RATEEXP register and LIN to the SC1_RATELIN register. Since
the range for both values is 0 to 15, the fastest data rate is 12Mbps and the slowest rate is
22.9bps.
The SC1 SPI master supports various frame formats depending upon the clock polarity
(SC_SPIPOL), clock phase (SC_SPIPHA), and direction of data (SC_SPIORD) (see
Table 21). The register bits SC_SPIPOL, SC_SPIPHA, and SC_SPIORD are defined within
the SC1_SPICFG register.
Note:
Switching the SPI configuration from SC_SPIPOL=1 to SC_SPIPOL=0 without subsequently
setting SC1_MODE=0 and reinitializing the SPI will cause an extra byte (0xFE) to be
transmitted immediately before the first intended byte.
Serialized SC1 SPI transmit data is driven to the output pin MO. SC1 SPI master data is
received from the input pin MI. To generate slave select signals to SPI slave devices, other
GPIO pins have to be used and their assertion must be controlled by software.
Characters transmitted and received are passed through transmit and receive FIFOs. The
transmit and receive FIFOs are 4 bytes deep. These FIFOs are accessed under software
control by accessing the SC1_DATA data register or under hardware control using a DMA
controller.
Table 21.
SC1 SPI master frame format
SC1_SPICFG
Frame Format
210
00
SC1-3M
mode
210
01
SC1-3M
mode
210
10
SC1-3M
mode
210
11
SC1-3M
mode
211
-
-
SC1-3M
mode
Same as above except LSB first instead of MSB first
2
1
---
SC1-2
mode
Illegal
2
1
---
SC1-4A
mode
Illegal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com