AT25QL321 datasheet(13/82 Pages) RENESAS

13 / 82 page

DS-AT25QL321-131 Rev. D

Page 13

Nov 1, 2022

AT25QL321 Datasheet

Device Operation

5.1

Standard SPI Operation

The AT 25 QL321 features a serial peripheral interface on four signals: Serial Clock (SCK). Chip Select

(CS), Serial Data Input (SI) and Serial Data Output (SO). Standard SPI commands use the SI input pin to serially

write commands, addresses or data to the device on the rising edge of SCK. The SO output pin is used to read

data or status from the device on the falling edge of SCK.

SPI bus operation Modes 0 (0, 0) and 3 (1, 1) are supported. The primary difference between Mode 0 and

Mode 3 concerns the normal state of the SCK signal when the SPI bus master is in standby and data is not

being transferred to the Serial Flash. For Mode 0 the SCK signal is normally low on the falling and rising

edges of CS. For Mode 3 the SCK signal is normally high on the falling and rising edges of CS.

5.2

Dual SPI Operation

The AT25QL321 supports Dual SPI operation. This command allows data to be transferred to or from the device

at two times the rate of the standard SPI. The Dual Read command is ideal for quickly downloading code to RAM

upon power-up (code-shadowing) or for executing non-speed- critical code directly from the SPI bus (XIP). When

using Dual SPI commands the SI and SO pins become bidirectional I/0 pins; IO0 and IO1.

5.3

Quad SPI Operation

The AT25QL321 supports Quad SPI operation. This command allows data to be transferred to or from the

device at four times the rate of the standard SPI. The Quad Read command offers a significant improvement

in continuous and random access transfer rates allowing fast code- shadowing to RAM or execution directly from

the SPI bus (XIP). When using Quad SPI command the SI and SO pins become bidirectional IO0 and IO1, and

the WP and HOLD pins become IO2 and IO3 respectively. Quad SPI commands require the non-volatile Quad

Enable bit (QE) in Status Register-2 to be set (factory default).

5.4

QPI Operation

The AT25QL321 supports Quad Peripheral Interface (QPI) operation when the device is switched from

Standard/Dual/ Quad SPI mode to QPI mode. To switch to QPI mode, the following two events must occur in

order:

1. Ensure the non-volatile Quad Enable bit (QE) in Status Register-2 is set (factory default).

2. Execute the Enable QPI (38h) command.

When using QPI commands, the SI and SO pins become bidirectional IO0 and IO1, and the WP and HOLD pins

become IO2 and IO3 respectively.

The typical SPI protocol requires that the byte-long command code being shifted into the device only via SI pin in

eight serial clocks. The QPI mode utilizes all four IO pins to input the command code, thus only two serial clocks

are required. This can significantly reduce the SPI command overhead and improve system performance in an

XIP environment. Standard/ Dual/ Quad SPI mode and QPI mode are exclusive. Only one mode can be active at

any given time. The Enable QPI (38h) and Disable QPI (FFh) commands are used to switch between these two

modes. Upon power-up or after software reset using the Reset (99h) command, the default state of the device is

Standard/Dual/Quad SPI mode.

AT25QL321 датащи(PDF) 13 Page - Renesas Technology Corp

AT25QL321 датащи(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

датащи скачать

ссылки URL