поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AD5744CSU датащи(PDF) 7 Page - Analog Devices

номер детали AD5744CSU
подробное описание детали  Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5744CSU датащи(HTML) 7 Page - Analog Devices

Back Button AD5744CSU Datasheet HTML 3Page - Analog Devices AD5744CSU Datasheet HTML 4Page - Analog Devices AD5744CSU Datasheet HTML 5Page - Analog Devices AD5744CSU Datasheet HTML 6Page - Analog Devices AD5744CSU Datasheet HTML 7Page - Analog Devices AD5744CSU Datasheet HTML 8Page - Analog Devices AD5744CSU Datasheet HTML 9Page - Analog Devices AD5744CSU Datasheet HTML 10Page - Analog Devices AD5744CSU Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 27 page
background image
Preliminary Technical Data
Rev. PrA 15-Nov-04| Page 7 of 27
TIMING CHARACTERISTICS
AVDD = +11.4 V to +16.5 V, AVSS = −11.4 V to −16.5 V, AGND = DGND = REFGND = PGND = 0 V; REFAB = REFCD= 5 V Ext;
DVCC = 2.7 V to 5.5 V, RLOAD = 10 kΩ, CL = 200 pF. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter7,8,9
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5 10
13
ns min
24th SCLK falling edge to SYNC rising edge
t6
40
ns min
Minimum SYNC high time
t7
5
ns min
Data setup time
t8
0
ns min
Data hold time
t9
20
ns min
SYNC rising edge to LDAC falling edge
t10
20
ns min
LDAC pulse width low
t11
5
ns min
LDAC falling edge to DAC output response time
t12
10
µs max
DAC output settling time
t13
20
ns min
CLR pulse width low
t14
12
µs max
CLR pulse activation time
t1511,12
20
ns max
SCLK rising edge to SDO valid
t1612
8
ns min
SCLK falling edge to SYNC rising edge
t1712
20
ns min
SYNC rising edge to LDAC falling edge
7 Guaranteed by design and characterization. Not production tested.
8 All input signals are specified with tr = tf = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
9 See Figure 2, Figure 3, and Figure 4.
10 Stand-alone mode only.
11 Measured with the load circuit of Figure 5.
12 Daisy-chain mode only.
AD5744/AD5764



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com