VSC8530-05 datasheet(13/80 Pages) MICROSEMI

13 / 80 page

Functional Descriptions

VMDS-10516 VSC8530-05 Datasheet Revision 4.1

Even though the RMII specification does not call for the use of TX_ER signal, it is required in order to

support Energy-Efficient Ethernet (802.3az).

3.2.2.2

RMII Clocking Overview

When the device is in RMII mode, the clock inputs to the device need to support the various modes in

which RMII devices can operate. There are two basic modes of operation in RMII mode:

•

Mode 1—system provides a 50 MHz clock that is used to clock the RMII interface and must be used

as the chip reference clock.

•

Mode 2—PHY operates from a 25 MHz or 125 MHz reference clock, and sources the 50 MHz clock

used for the RMII interface.

These two modes of operation and the clocking schemes are described in the following sections.

3.2.2.2.1

Mode 1

In this mode of operation, an external source is used to provide a 50 MHz clock through the RMII_CLKIN

and the XTAL1 pin. This 50 MHz clock is used as the main clock for the RMII interface, and must be used

as the reference clock for the PHY connected to the XTAL1 pin. In this mode, the RMII_CLKOUT signal

from the PHY is not used. The RMII_CLKOUT is enabled by default and that clock output should be

disabled through register 27E2.4. The following figure illustrates RMII signal connections at the system

level.

Figure 5 •

Mode 1

3.2.2.2.2

Mode 2

In this mode of operation, the PHY operates from a 25 MHz crystal (XTAL1 and XTAL2) or

25 MHz/125 MHz single-ended external clock (XTAL1), and sources the 50 MHz clock required for the

RMII interface. This 50 MHz clock is output from the PHY on the RMII_CLKOUT pin and then connected

to the MAC and PHY RMII_CLKIN signals. In this mode, the PHY generates a 50 MHz clock for the

system and that clock output is enabled. The following figure illustrates RMII signal connections at the

system level.

RXD0

RXD3

RX_ER

RX_CTL

CRS_DV

Table 3 •

RMII Pin Allocation (continued)

Chip Pin

RMII Signal

MAC

SimpliPHY

TX_EN

TXD[1:0]

RX_ER

CRS_DV

RXD[1:0]

50 MHz clock

TX_EN

TXD[1:0]

RX_ER

CRS_DV

RXD[1:0]

RMII_CLK

TX_EN

TXD[1:0]

RX_ER

RX_CTL

RXD[1:0]

RMII_CLKIN

XTAL2

PLL

RMII_CLKOUT

XTAL1

TX_ER

VSC8530-05 датащи(PDF) 13 Page - Microsemi Corporation

VSC8530-05 датащи(HTML) 13 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL