| поискавой системы для электроныых деталей |
|
UPSD325X датащи(PDF) 134 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X датащи(HTML) 134 Page - STMicroelectronics |
|
134 / 176 page ![]() µPSD325X DEVICES 134/176 Port D – Functionality and Structure Port D has two I/O pins (only one pin, PD1, in the 52-pin package). See Figure 67 and Figure 68. This port does not support Address Out Mode, and therefore no Control Register is required. Of the eight bits in the Port D registers, only Bits 2 and 1 are used to configure pins PD2 and PD1. Port D can be configured to perform one or more of the following functions: s MCU I/O Mode s CPLD Output – External Chip Select (ECS1- ECS2) s CPLD Input – direct input to the CPLD, no Input Macrocells (IMC) s Slew rate – pins can be set up for fast slew rate Port D pins can be configured in PSDsoft Express as input pins for other dedicated functions: s CLKIN (PD1) as input to the macrocells flip- flops and APD counter s PSD Chip Select Input (CSI, PD2). Driving this signal High disables the Flash memory, SRAM and CSIOP. Figure 67. Port D Structure DATA OUT REG. DQ DQ WR WR ECS[ 2:1] READ MUX P D B CPLD - INPUT DIR REG. DATA IN ENABLE PRODUCT TERM (.OE) OUTPUT SELECT OUTPUT MUX PORT D PIN DATA OUT AI06606 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |