поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AS1152 датащи(PDF) 11 Page - ams AG

номер детали AS1152
подробное описание детали  Quad LVDS Driver
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMSCO [ams AG]
домашняя страница  http://www.ams.com
Logo AMSCO - ams AG

AS1152 датащи(HTML) 11 Page - ams AG

Back Button AS1152 Datasheet HTML 7Page - ams AG AS1152 Datasheet HTML 8Page - ams AG AS1152 Datasheet HTML 9Page - ams AG AS1152 Datasheet HTML 10Page - ams AG AS1152 Datasheet HTML 11Page - ams AG AS1152 Datasheet HTML 12Page - ams AG AS1152 Datasheet HTML 13Page - ams AG AS1152 Datasheet HTML 14Page - ams AG AS1152 Datasheet HTML 15Page - ams AG  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
www.austriamicrosystems.com
Revision 1.00
11 - 15
AS1152
austriamicrosystems
Data Sheet
Cables and Connectors
Supported transmission media include printed circuit board traces, backplanes, and cables.
!
Use cables and connectors with matched differential impedance (typically 100
Ω) to minimize impedance mis-
matches.
!
Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic
field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.
!
Avoid the use of unbalanced cables such as ribbon cable or simple coaxial cable.
Board Layout
The device should be placed as close to the interface connector as possible to minimize LVDS trace length.
!
Keep the LVDS and any other digital signals separated from each other to reduce crosstalk.
!
Use a four-layer PC board that provides separate power, ground, LVDS signals, and input signals.
!
Isolate the input LVDS signals from each other and the output LVCMOS/LVTTL signals from each other to prevent
coupling.
!
Separate the input LVDS signals from the output signals planes with the power and ground planes for best results.
Figure 18. Driver Propagation Delay and Transition Time Waveforms
Figure 19. Driver Propagation Delay and Transition Time Test Circuit
tTHL
tTLH
tPLHD
tPHLD
0 Differential
1.5V
20%
80%
0
20%
OUTx-
OUTx+
INx
VOH
VOL
0
1.5V
VDIFF = (VOUTx+) - (VOUTx-)
80%
0
OUTx-
Generator
50
Ω
RL
OUTx+
INx



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com