DP83848-HT datasheet(58/81 Pages) TI

58 / 81 page

DP83848-HT

SLLSEJ7 – FEBRUARY 2015

www.ti.com

Table 49. MII Interrupt Status and Miscellaneous Control Register (MISR), Address 0x12

BIT

BIT NAME

DEFAULT

DESCRIPTION

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

Energy Detect interrupt:

1 = Energy detect interrupt is pending and is cleared by the current

ED_INT

0, RO/COR

read

0 = No energy detect interrupt pending

Change of Link Status interrupt:

1 = Change of link status interrupt is pending and is cleared by the

LINK_INT

0, RO/COR

current read

0 = No change of link status interrupt pending

Change of speed status interrupt:

1 = Speed status change interrupt is pending and is cleared by the

SPD_INT

0, RO/COR

current read

0 = No speed status change interrupt pending

Change of duplex status interrupt:

1 = Duplex status change interrupt is pending and is cleared by the

DUP_INT

0, RO/COR

current read

0 = No duplex status change interrupt pending

Auto-Negotiation Complete interrupt:

1 = Auto-negotiation complete interrupt is pending and is cleared by

ANC_INT

0, RO/COR

the current read

0 = No Auto-negotiation complete interrupt pending

False Carrier Counter half-full interrupt:

1 = False carrier counter half-full interrupt is pending and is cleared by

FHF_INT

0, RO/COR

the current read

0 = No false carrier counter half-full interrupt pending

Receive Error Counter half-full interrupt:

1 = Receive error counter half-full interrupt is pending and is cleared

RHF_INT

0, RO/COR

by the current read

0 = No receive error carrier counter half-full interrupt pending

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

ED_INT_EN

0, RW

Enable Interrupt on energy detect event

LINK_INT_EN

0, RW

Enable Interrupt on change of link status

SPD_INT_EN

0, RW

Enable Interrupt on change of speed status

DUP_INT_EN

0, RW

Enable Interrupt on change of duplex status

ANC_INT_EN

0, RW

Enable Interrupt on Auto-negotiation complete event

FHF_INT_EN

0, RW

Enable Interrupt on False Carrier Counter Register half-full event

RHF_INT_EN

0, RW

Enable Interrupt on Receive Error Counter Register half-full event

8.6.3.4 False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the “False Carriers” attribute within the MAU managed

object class of Clause 30 of the IEEE 802.3u specification.

Table 50. False Carrier Sense Counter Register (FCSCR), Address 0x14

BIT

BIT NAME

DEFAULT

DESCRIPTION

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

False Carrier Event Counter:

7:0

FCSCNT[7:0]

0, RO/COR

This 8-bit counter increments on every false carrier event. This

counter sticks when it reaches its max count (FFh).

Submit Documentation Feedback

Product Folder Links: DP83848-HT

DP83848-HT датащи(PDF) 58 Page - Texas Instruments

DP83848-HT датащи(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

датащи скачать

ссылки URL