поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LT4293 датащи(PDF) 39 Page - Analog Devices

номер детали LT4293
подробное описание детали  12/24-Port IEEE 802.3bt PoE PSE Controller
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

LT4293 датащи(HTML) 39 Page - Analog Devices

Back Button LT4293 Datasheet HTML 35Page - Analog Devices LT4293 Datasheet HTML 36Page - Analog Devices LT4293 Datasheet HTML 37Page - Analog Devices LT4293 Datasheet HTML 38Page - Analog Devices LT4293 Datasheet HTML 39Page - Analog Devices LT4293 Datasheet HTML 40Page - Analog Devices LT4293 Datasheet HTML 41Page - Analog Devices LT4293 Datasheet HTML 42Page - Analog Devices LT4293 Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 44 page
background image
LTC9101-2/LTC9102
39
Rev. 0
For more information www.analog.com
LAYOUT REQUIREMENTS
Strict adherence to board layout, parts placement and
routing requirements is critical for IEEE compliance, para-
metric measurement accuracy, system robustness and
thermal dissipation. Refer to the DC3160A-KIT demo kit
for example layout references.
Kelvin Sense
Proper connection of the port current Kelvin sense lines is
important for current threshold accuracy and IEEE compli-
ance. Refer to Figure 31 for an example layout of these Kelvin
sense lines. The LTC9102 VSSKn pin is Kelvin connected to
the sense resistor (VEE side) pad and is not otherwise con-
nected to VEE copper areas. Similarly, the LTC9102 SENSEn
pin is Kelvin connected to the sense resistor (SENSEn side)
pad and is not otherwise connected in the power path.
Figure 31 shows the two Kelvin traces from the LTC9102 to
the sense resistor (RSENSEn).
High-Speed Data Interface
The LTC9101-2/LTC9102 chipset communicates across
a proprietary high-speed, multi-drop data interface.
This allows for a single LTC9101-2 to control up to
four LTC9102s.
TO FET(Qn)
VEE
RSENSEn
SENSEn
VSSKn
9101-2 F31
Figure 31. RSENSE Kelvin Connections
The data-lines require impedance matched traces to each
LTC9102. The data bus termination resistors must be located
at the LTC9102 farthest away from the isolation transform-
ers. For isolated applications, the DC biasing resistors must
connect to the LTC9102 CAP3 pin, farthest away from the
isolation transformers. As shown in Figure 28 and Figure 29,
design the interface with 100Ω differential transmission lines,
and terminate 100Ωs differentially. Limit the high-speed
data interface line length to 16 inches. Minimize the trans-
mission stubs between the LTC9102s and the high-speed
data interface.
APPLICATIONS INFORMATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com