поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CC2430-RTR1-F32Z датащи(PDF) 142 Page - Texas Instruments

номер детали CC2430-RTR1-F32Z
подробное описание детали  A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CC2430-RTR1-F32Z датащи(HTML) 142 Page - Texas Instruments

Back Button CC2430-RTR1-F32Z Datasheet HTML 138Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 139Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 140Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 141Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 142Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 143Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 144Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 145Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 146Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 234 page
background image
CC2430
CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A
Page 142 of 232
13.10.8 Power Management Registers
This
section
describes
the
Power
Management registers.
PCON (0x87) – Power Mode Control
Bit
Name
Reset
R/W
Description
7:2
-
0x00
R/W
Not used.
1
-
0
R0
Not used, always read as 0.
0
IDLE
0
R0/W
H0
Power mode control. Writing a 1 to this bit forces
CC2430 to enter
the power mode set by
SLEEP.MODE. This bit is always read as
0
SLEEP (0xBE) – Sleep Mode Control
Bit
Name
Reset
R/W
Description
7
-
0
R0
Unused
6
XOSC_STB
0
R
XOSC stable status:
0 – XOSC is not powered up or not yet stable
1 – XOSC is powered up and stable
5
HFRC_STB
0
R
HF RCOSC stable status:
0 – HF RCOSC is not powered up or not yet stable
1 – HF RCOSC is powered up and stable
4:3
RST[1:0]
XX
R
Status bit indicating the cause of the last reset. If there are multiple
resets, the register will only contain the last event.
00 – Power-on reset
01 – External reset
10 – Watchdog timer reset
2
OSC_PD
1
R/W
H0
XOSC and HF RCOSC power down setting. The bit is cleared if
the CLKCON.OSC bit is toggled. Also, if there is a calibration in
progress and the CPU attempts to set the bit, the bit will be
updated at the end of calibration:
0 – Both oscillators powered up
1 – Oscillator not selected by CLKCON.OSC bit powered down
1:0
MODE[1:0]
00
R/W
Sleep mode setting:
00 – Power mode 0
01 – Power mode 1
10 – Power mode 2
11 – Power mode 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com