поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CC2430-RTR1-F64 датащи(PDF) 67 Page - Texas Instruments

номер детали CC2430-RTR1-F64
подробное описание детали  A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CC2430-RTR1-F64 датащи(HTML) 67 Page - Texas Instruments

Back Button CC2430-RTR1-F64 Datasheet HTML 63Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 64Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 65Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 66Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 67Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 68Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 69Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 70Page - Texas Instruments CC2430-RTR1-F64 Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 234 page
background image
CC2430
CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A
Page 67 of 232
MEMCTR (0xC7) – Memory Arbiter Control CC2430-F128
Bit
Name
Reset
R/W
Description
7
-
0
R0
Not used
Unified memory mapping. When unified mapping is enabled, all
physical memories are mapped into the CODE memory space as
far as possible, when uniform mapping is disabled only flash
memory is mapped to CODE space
0
Disable unified mapping
6
MUNIF
0
R/W
1
Enable unified mapping
Flash bank map. Controls which of the four 32 KB flash memory
banks to map to program address 0x8000 – 0xFFFF in CODE
memory space.
00
Map program address 0x8000 – 0xFFFF to physical memory
address 0x00000 – 0x07FFF
01
Map program address 0x8000 – 0xFFFF to physical memory
address 0x08000– 0x0FFFF
10
Map program address 0x8000 – 0xFFFF to physical memory
address 0x10000 – 0x17FFF
5:4
FMAP[1:0]
01
R/W
11
Map program address 0x8000 – 0xFFFF to physical memory
address 0x18000 – 0x1FFFF
3:2
-
00
R0
Not used
Flash cache disable. Invalidates contents of instruction cache and
forces all instruction read accesses to read straight from flash
memory. Disabling will increase power consumption and is
provided for debug purposes.
0
Cache enabled
1
CACHDIS
0
R/W
1
Cache disabled
0
-
1
R/W
Reserved. Always set to 1.
2
2 Reserved bits must always be set to the specified value. Failure to follow this will result in
indeterminate behaviour.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com