CC2430-RTR1-F64 datasheet(66/234 Pages) TI

66 / 234 page

CC2430

CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A

Page 66 of 232

12.9.8 Flash Programming

Programming of the on-chip flash is

performed via the debug interface. The

external

host

must

initially

send

instructions using the DEBUG_INSTR

debug command to perform the flash

programming with the Flash Controller as

described in section 13.14 on page 157.

12.10 RAM

The

CC2430

contains static RAM. At

power-on

the

contents

RAM

undefined. The RAM size is 8 KB in total.

The upper 4 KB of the RAM (XDATA

memory locations 0xF000-0xFFFF) retains

data in all power modes (see exception

below). The remaining lower 4 KB (XDATA

memory locations 0xE000-0xEFFF) will

loose its contents in PM2 and PM3 and

contains undefined data when returning to

PM0.

The memory locations 0xFD58-0xFEFF

consisting of 424 bytes in XDATA memory

space do not retain data when PM2/3 is

entered.

12.11 Flash Memory

The on-chip flash memory consists of

32768, 655536 or 131072 bytes. The flash

memory is primarily intended to hold

program code. The flash memory has the

following features:

•

Flash page erase time: 20 ms

•

Flash chip (mass) erase time: 20 ms

•

Flash write time (4 bytes): 20 µs

•

Data retention

1:100 years

•

Program/erase

endurance:

1,000

cycles

1 At room temperature

The flash memory consists of the Flash

Main Page which is where the CPU reads

program code and data. The flash memory

also contains a Flash Information Page

which contains the Flash Lock Bits. The

Flash Information Page and hence the

Lock Bits is only accessed by first

selecting this page through the Debug

Interface. The Flash Controller (see

section 13.14) is used to write and erase

the contents of the flash memory.

When the CPU reads instructions from

flash

memory,

fetches

the

instruction

through

cache.

The

instruction cache is provided mainly to

reduce power consumption by reducing

the amount of time the flash memory itself

is accessed. The use of the instruction

cache

may

disabled

with

the

MEMCTR.CACHDIS register bit.

12.12 Memory Arbiter

The

CC2430 includes a memory arbiter

which handles CPU and DMA access to all

memory space.

The control register MEMCTR is used to

control various aspects of the memory

sub-system. The MEMCTR register is

described below.

MEMCTR.MUNIF controls unified mapping

of CODE memory space as shown in

Figure 13 on page 38. Unified mapping is

required when the CPU is to execute

program stored in XDATA.

For the 128 KB flash version (CC2430-

F128),

MEMCTR.FMAP1:0

controls

mapping of physical banks of the 128 KB

flash to the program address region

0x8000-0xFFFF in CODE memory space

as shown in Figure 14 on 23.

CC2430-RTR1-F64 датащи(PDF) 66 Page - Texas Instruments

CC2430-RTR1-F64 датащи(HTML) 66 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL