WM8522 datasheet(32/39 Pages) WOLFSON

32 / 39 page

WM8522

Pre-Production

PP Rev 3.1 May 2006

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

In left/right/I

2S Modes:

LRCLK Polarity (normal)

0 : Normal LRCLK polarity

1: Inverted LRCLK polarity

LRP

In DSP Mode:

0 : DSP mode A

1: DSP mode B

BCP

BCLK Polarity (DSP Modes):

0: Normal BCLK polarity

1: Inverted BCLK polarity

5:4

IWL[5:4]

Input Word Length:

00 : 16 bit data

01: 20 bit data

10: 24 bit data

11: 32 bit data

Bit

DAC

Phase

DAC1L/R

1 = invert

DAC2L/R

1 = invert

8:6

PHASE

[8:6]

000

DAC3L/R

1 = invert

7:0

LDA2[7:0]

11111111

(0dB)

Digital Attenuation data for Left channel DACL2 in 0.5dB steps. See

Table 16

(04h)

Digital

Attenuation

DACL2

UPDATE

Not latched

Controls simultaneous update of all Attenuation Latches

0: Store LDA2 in intermediate latch (no change to output)

1: Store LDA2 and update attenuation on all channels.

7:0

RDA2[7:0]

11111111

(0dB)

Digital Attenuation data for Right channel DACR2 in 0.5dB steps.

See Table 16

(05h)

Digital

Attenuation

DACR2

UPDATE

Not latched

Controls simultaneous update of all Attenuation Latches

0: Store RDA2 in intermediate latch (no change to output)

1: Store RDA2 and update attenuation on all channels.

7:0

LDA3[7:0]

11111111

(0dB)

Digital Attenuation data for Left channel DACL3 in 0.5dB steps. See

Table 16

(06h)

Digital

Attenuation

DACL3

UPDATE

Not latched

Controls simultaneous update of all Attenuation Latches

0: Store LDA3 in intermediate latch (no change to output)

1: Store LDA3 and update attenuation on all channels.

7:0

RDA3[7:0]

11111111

(0dB)

Digital Attenuation data for Right channel DACR3 in 0.5dB steps.

See Table 16

(07h)

Digital

Attenuation

DACR3

UPDATE

Not latched

Controls simultaneous update of all Attenuation Latches

0: Store RDA3 in intermediate latch (no change to output)

1: Store RDA3 and update attenuation on all channels.

7:0

MASTDA

[7:0]

11111111

(0dB)

Digital Attenuation data for all DAC channels in 0.5dB steps. See

Table 16

(08h)

Master

Digital

Attenuation

(all channels)

UPDATE

Not latched

Controls simultaneous update of all Attenuation Latches

0: Store gain in intermediate latch (no change to output)

1: Store gain and update attenuation on all channels.

ZCD

DAC Digital Volume Zero Cross Enable:

0: Zero cross detect enabled

1: Zero cross detect disabled

2:1

DZFM[1:0]

Zero flag/mute decode. See Table 11, Table 12 and Table 13 for

details.

(09h)

DAC Mute

5:3

DMUTE

[2:0]

000

DAC Soft Mute Select. See Table 10 for details.

WM8522 датащи(PDF) 32 Page - Wolfson Microelectronics plc

WM8522 датащи(HTML) 32 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

датащи скачать

ссылки URL