©2021 Advanced Linear Devices, Inc., Vers. 2.2

www.aldinc.com

1 of 7

DUAL P-CHANNEL MATCHED MOSFET PAIR

ALD1102A/ALD1102B

ALD1102

GENERAL DESCRIPTION

The ALD1102 is a monolithic dual P-channel matched transistor pair

intended for a broad range of analog applications. These enhancement-

mode transistors are manufactured with Advanced Linear Devices' en-

hanced ACMOS silicon gate CMOS process.

The ALD1102 offers high input impedance and negative current tempera-

ture coefficient. The transistor pair is matched for minimum offset voltage

and differential thermal response, and it is designed for switching and

amplifying applications in -2V to -10V systems where low input bias

current, low input capacitance and fast switching speed are desired.

Since these are MOSFET devices, they feature very large (almost infinite)

current gain in a low frequency, or near DC, operating environment. When

used with an ALD1101, a dual CMOS analog switch can be constructed.

In addition, the ALD1102 is intended as a building block for differential

amplifier input stages, transmission gates, and multiplexer applications.

The ALD1102 is suitable for use in precision applications which require

very high current gain, beta, such as current mirrors and current sources.

The high input impedance and the high DC current gain of the Field Effect

Transistors result in extremely low current loss through the control gate.

The DC current gain is limited by the gate input leakage current, which is

specified at 50pA at room temperature. For example, DC beta of the

device at a drain current of 5mA at 25°C is = 5mA/50pA = 100,000,000.

APPLICATIONS

• Precision current mirrors

• Precision current sources

• Analog switches

• Choppers

• Differential amplifier input stage

• Voltage comparator

• Data converters

• Sample and Hold

• Analog inverter

FEATURES

• Low threshold voltage of 0.7V

• Low input capacitance

• Low Vos grades -- 2mV, 5mV, 10mV

• Low input and output leakage currents

• Enhancement-mode (normally off)

• RoHS compliant

BLOCK DIAGRAM

PIN CONFIGURATION

TOP VIEW

SAL, PAL PACKAGES

* IC pin is internally connected. Do not connect externally.

SOURCE 1 (1)

SUBSTRATE (8)

SOURCE 2 (7)

GATE 2 (6)

DRAIN 1 (3)

GATE 1 (2)

DRAIN 2 (5)

1

2

3

4

8

7

6

5

IC

SUBSTRATE

* Contact factory for high temperature versions.

ORDERING INFORMATION (“L” suffix denotes lead-free (RoHS))

Operating Temperature Range*

0°C to +70°C0°C to +70°C

8-Pin

8-Pin

SOIC

Plastic Dip

Package

Package

ALD1102ASAL

ALD1102APAL

ALD1102BSAL

ALD1102BPAL

ALD1102SAL

ALD1102PAL