поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7041A датащи(PDF) 262 Page - Renesas Technology Corp

номер детали SH7041A
подробное описание детали  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A датащи(HTML) 262 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 258Page - Renesas Technology Corp SH7041A Datasheet HTML 259Page - Renesas Technology Corp SH7041A Datasheet HTML 260Page - Renesas Technology Corp SH7041A Datasheet HTML 261Page - Renesas Technology Corp SH7041A Datasheet HTML 262Page - Renesas Technology Corp SH7041A Datasheet HTML 263Page - Renesas Technology Corp SH7041A Datasheet HTML 264Page - Renesas Technology Corp SH7041A Datasheet HTML 265Page - Renesas Technology Corp SH7041A Datasheet HTML 266Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 262 / 923 page
background image
224
• Bits 11–8—Resource Select 3–0 (RS3–RS0): These bits specify the transfer request source.
Bit 11:
RS3
Bit 10:
RS2
Bit 9:
RS1
Bit 8:
RS0
Description
0
0
0
0
External request, dual address mode (initial value)
0
0
0
1
Prohibited
0
0
1
0
External request, single address mode. External address
space
→ external device.
0
0
1
1
External request, single address mode. External device
→
external address space.
0
1
0
0
Auto-request
0
1
0
1
Prohibited
0
1
1
0
MTU TGI0A
0
1
1
1
MTU TGI1A
1
0
0
0
MTU TGI2A
1
0
0
1
MTU TGI3A
1
0
1
0
MTU TGI4A
1
0
1
1
A/D ADI*
1
1
0
0
SCI0 TXI0
1
1
0
1
SCI0 RXI0
1
1
1
0
SCI1 TXI1
1
1
1
1
SCI1 RXI1
Notes: External request designations are valid only for channels 0 and 1. No transfer request
sources can be set for channels 2 or 3.
* ADI1 for A mask.
• Bit 7—Reserved bits: Data is 0 when read. The write value always be 0.
• Bit 6—DREQ Select (DS): Sets the sampling method for the DREQ pin in external request
mode to either low-level detection or falling-edge detection. This bit is valid only with CHCR0
and CHCR1. For CHCR2 and CHCR3, this bit always reads as 0 and cannot be modified.
Even with channels 0 and 1, when specifying an on-chip peripheral module or auto-request as
the transfer request source, this bit setting is ignored. The sampling method is fixed at falling-
edge detection in cases other than auto-request.
Bit 6: DS
Description
0
Low-level detection (initial value)
1
Falling-edge detection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com