поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7041A датащи(PDF) 203 Page - Renesas Technology Corp

номер детали SH7041A
подробное описание детали  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A датащи(HTML) 203 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 199Page - Renesas Technology Corp SH7041A Datasheet HTML 200Page - Renesas Technology Corp SH7041A Datasheet HTML 201Page - Renesas Technology Corp SH7041A Datasheet HTML 202Page - Renesas Technology Corp SH7041A Datasheet HTML 203Page - Renesas Technology Corp SH7041A Datasheet HTML 204Page - Renesas Technology Corp SH7041A Datasheet HTML 205Page - Renesas Technology Corp SH7041A Datasheet HTML 206Page - Renesas Technology Corp SH7041A Datasheet HTML 207Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 923 page
background image
165
10.1.3
Pin Configuration
Table 10.1 shows the bus state controller pin configuration.
Table 10.1
Pin Configuration
Signal
I/O
Description
A21–A0
O
Address output (A21–A18 will become input ports with power-on reset)
D31–D0
I/O
32-bit data bus. D15-D0 are address output and data I/O during address/data
multiplex I/O.
CS0–
CS3
O
Chip select
RD
O
Strobe that indicates the read cycle for ordinary space/multiplex I/O. Also
output during DRAM access.
WRHH
O
Strobe that indicates a write cycle to the most significant byte (D31–D24) for
ordinary space/multiplex I/O. Also output during DRAM access.
WRHL
O
Strobe that indicates a write cycle to the 2nd byte (D23–D16) for ordinary
space/multiplex I/O. Also output during DRAM access.
WRH
O
Strobe that indicates a write cycle to the 3rd byte (D15–D8) for ordinary
space/multiplex I/O. Also output during DRAM access.
WRL
O
Strobe that indicates a write cycle to the least significant byte (D7–D0) for
ordinary space/multiplex I/O. Also output during DRAM access.
RDWR
O
Strobe indicating a write cycle to DRAM (used for DRAM space)
RAS
O
RAS signal for DRAM (used for DRAM space)
CASHH
O
CAS signal when accessing the most significant byte (D31–D24) of DRAM
(used for DRAM space)
CASHL
O
CAS signal when accessing the 2nd byte (D23–D16) of DRAM (used for DRAM
space)
CASH
O
CAS signal when accessing the 3rd byte (D15–D8) of DRAM (used for DRAM
space)
CASL
O
CAS signal when accessing the least significant byte (D7–D0) of DRAM (used
for DRAM space)
AH
O
Signal to hold the address during address/data multiplex
WAIT
I
Wait state request signal
BREQ
I
Bus release request input
BACK
O
Bus use enable output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com