поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7041A датащи(PDF) 173 Page - Renesas Technology Corp

номер детали SH7041A
подробное описание детали  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A датащи(HTML) 173 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 169Page - Renesas Technology Corp SH7041A Datasheet HTML 170Page - Renesas Technology Corp SH7041A Datasheet HTML 171Page - Renesas Technology Corp SH7041A Datasheet HTML 172Page - Renesas Technology Corp SH7041A Datasheet HTML 173Page - Renesas Technology Corp SH7041A Datasheet HTML 174Page - Renesas Technology Corp SH7041A Datasheet HTML 175Page - Renesas Technology Corp SH7041A Datasheet HTML 176Page - Renesas Technology Corp SH7041A Datasheet HTML 177Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 923 page
background image
135
8.1.3
Register Configuration
The DTC has five registers in memory used for storing transfer data: DTMR, DTCR, DTSAR,
DTDAR, and DTIAR. It is controlled by the three registers DTER (DTEA–DTEE), DTCSR, and
DTBR. The register configurations are listed in table 8.1.
Table 8.1
Register Configuration*
1
Name
Abbr.
R/W
Initial Value Address
Access Size
DTC mode register
DTMR
—*
2
Undefined
—*
2
—*
2
DTC source address register
DTSAR
—*
2
Undefined
—*
2
—*
2
DTC destination address register
DTDAR
—*
2
Undefined
—*
2
—*
2
DTC initial address register
DTIAR
—*
2
Undefined
—*
2
—*
2
DTC transfer count register A
DTCRA
—*
2
Undefined
—*
2
—*
2
DTC transfer count register B
DTCRB
—*
2
Undefined
—*
2
—*
2
DTC enable register A
DTEA
R/W
H'00
H'FFFF8700
8, 16, 32
DTC enable register B
DTEB
R/W
H'00
H'FFFF8701
8, 16, 32
DTC enable register C
DTEC
R/W
H'00
H'FFFF8702
8, 16, 32
DTC enable register D
DTED
R/W
H'00
H'FFFF8703
8, 16, 32
DTC enable register E
DTEE
R/W
H'00
H'FFFF8704
8, 16, 32
DTC control/status register
DTCSR
R/(W)*
3
H'0000
H'FFFF8706
8, 16, 32
DTC information base register
DTBR
R/W
Undefined
H'FFFF8708
16, 32
Notes: *1 DTC registers cannot be accessed by DMAC/DTC.
*2 DTC internal registers cannot be directly accessed.
*3 Only a 0 write after a 1 read is possible for the NMIF, AE bits of the DTCSR.
8.2
Register Description
8.2.1
DTC Mode Register (DTMR)
The DTC mode register (DTMR) is a 16-bit register that controls the DTC operation mode. The
contents of this register is located in memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com