поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ICS650-41 датащи(PDF) 4 Page - Integrated Circuit Systems

номер детали ICS650-41
подробное описание детали  Spread Spectrum Clock Synthesizer
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ICST [Integrated Circuit Systems]
домашняя страница  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS650-41 датащи(HTML) 4 Page - Integrated Circuit Systems

  ICS650-41 Datasheet HTML 1Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 2Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 3Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 4Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 5Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 6Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 7Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 8Page - Integrated Circuit Systems ICS650-41 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
Spread Spectrum Clock Synthesizer
MDS 650-41 F
4
Revision 082305
Integrated Circuit Systems, Inc.
● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
ICS650-41
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitors should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between the decoupling capacitors and VDD pins. The
PCB trace to VDD pins should be kept as short as
possible, as should the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI, the 33
Ω series termination resistor
(if needed) should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed
away from the ICS650-41. This includes signal traces
just underneath the device, or on layers adjacent to the
ground plane layer used by the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com