| поискавой системы для электроныых деталей |
|
DA7280 датащи(PDF) 37 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
DA7280 датащи(HTML) 37 Page - Dialog Semiconductor |
|
37 / 76 page ![]() DA7280 LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support Datasheet Revision 3.0 30-Jul-2019 CFR0011-120-00 37 of 76 © 2019 Dialog Semiconductor Configure the following bits to enable custom waveform operation: ● BEMF_SENSE_EN = 0 ● WAVEGEN_MODE = 1 ● V2I_FACTOR_FREEZE = 1 ● DELAY_H = 0 ● DELAY_SHIFT_L = 0 ● DELAY_FREEZE = 1 ● ACCELERATION_EN = 0 ● RAPID_STOP_EN = 0 ● AMP_PID_EN = 0 After the above setup is executed, amplitude data can be streamed in any mode, see Section 5.6.5, and output frequency can be updated, see Section 5.7.6. 5.7.7 Embedded Operation Should DA7280 be required to operate in a setup where no host is present or due to software limitations unable to communicate with the device during its required operation, DA7280 can operate in embedded operation by setting EMBEDDED_MODE = 1. In this case DA7280 is configured to clear all system faults as it enters inactive mode when playback is finished or if a fault has been detected, see Section 5.6.6. For example, if a short circuit occurs, the system will react in its usual way: stop driving, disable the current loop, and go to Inactive mode. Once in Inactive mode, the generated interrupt is automatically cleared and DA7280 will attempt to drive again on the next playback request without the host having to come in and clear faults. 5.7.8 Polarity Change Reporting for Half-Period Control in DRO Mode For advanced sequence playback in DRO mode, the host may require DA7280 to update the output drive amplitude every half period. Since the I2C clock is asynchronous to the DA7280 internal clock and the exact timing of the half-period will change dynamically based on the frequency tracking loop, this is not a trivial operation. To overcome this limitation, the register POLARITY provides feedback. POLARITY toggles at the start of every half-period (so at a rate of 400 Hz for a 200 Hz resonant frequency actuator). This allows software synchronization of the updates to the OVERRIDE_VAL, see Figure 19. Did POLARITY toggle? Update OVERRIDE_VAL Wait 25 µs Yes Read POLARITY register No Figure 19: Half-Period Control in DRO Mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |