поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCF8545ATT датащи(PDF) 9 Page - NXP Semiconductors

номер детали PCF8545ATT
подробное описание детали  40 횞 4 LCD segment driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8545ATT датащи(HTML) 9 Page - NXP Semiconductors

Back Button PCF8545ATT Datasheet HTML 5Page - NXP Semiconductors PCF8545ATT Datasheet HTML 6Page - NXP Semiconductors PCF8545ATT Datasheet HTML 7Page - NXP Semiconductors PCF8545ATT Datasheet HTML 8Page - NXP Semiconductors PCF8545ATT Datasheet HTML 9Page - NXP Semiconductors PCF8545ATT Datasheet HTML 10Page - NXP Semiconductors PCF8545ATT Datasheet HTML 11Page - NXP Semiconductors PCF8545ATT Datasheet HTML 12Page - NXP Semiconductors PCF8545ATT Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 51 page
background image
NXP Semiconductors
PCF8553
40 × 4 LCD segment driver
tw(rst) = 10 µs
minimum
tw(rst) = 10 µs
minimum
VDD(min)
VDD
RST
Valid reset pulse
during power-up
Valid reset pulse
after power-up
aaa-017468
Figure 4. Reset pulse timing
Alternatively a software reset can be applied (see Section 7.3.4).
Following a reset, the register 00h has to be rewritten with 0h by the next command byte
or the address pointer AP[4:0] has to be set to the required address after a new START
procedure.
7.3.1 Power-down mode
After a reset, the PCF8553 remains in power-down mode. In power-down mode the
oscillator is switched off and there is no output on pin CLK. The register settings remain
unchanged and the bus remains active. To enable the PCF8553, bit DE (command
Display_ctrl_1, see Table 6) must be set to logic 1.
7.3.2 Power-On Reset (POR)
If pin PORE is connected to VDD, the PCF8553 comprises an internal POR, which puts
the device into the following starting conditions:
• All backplane and segment outputs are set to VSS
• The selected drive mode is: 1:4 multiplex with 13 bias
• Blinking is switched off
• The address pointer is cleared (set to logic 0)
• The display and the internal oscillator are disabled
• The display registers are set to logic 0
• The bus interface is initialized
Remark: The internal POR can be disabled by connecting pin PORE to VSS. In this
case, the internal registers are not defined and require a hardware reset according to
Section 7.3.3 or a software reset, see Section 7.3.4.
7.3.3 Hardware reset: RST pin
At power-on the PCF8553 can be reset to the following starting conditions by pulling pin
RST low:
• All backplane and segment outputs are set to VSS
• The selected drive mode is: 1:4 multiplex with 13 bias
• Blinking is switched off
PCF8553
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 20 April 2021
9 / 51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com