поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7705 датащи(PDF) 13 Page - Renesas Technology Corp

номер детали SH7705
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
PDF  739 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7705 датащи(HTML) 13 Page - Renesas Technology Corp

Back Button SH7705 Datasheet HTML 9Page - Renesas Technology Corp SH7705 Datasheet HTML 10Page - Renesas Technology Corp SH7705 Datasheet HTML 11Page - Renesas Technology Corp SH7705 Datasheet HTML 12Page - Renesas Technology Corp SH7705 Datasheet HTML 13Page - Renesas Technology Corp SH7705 Datasheet HTML 14Page - Renesas Technology Corp SH7705 Datasheet HTML 15Page - Renesas Technology Corp SH7705 Datasheet HTML 16Page - Renesas Technology Corp SH7705 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 739 page
background image
Rev. 2.00, 09/03, page xiii of xlvi
Item
Page
Revisions (See Manual for Details)
7.13 Others
Reset
237
In standby, sleep, and manual reset, control registers of the
bus state controller are not initialized. At manual reset, the
current bus cycle being executed is completed and then the
access wait state is entered.
Since the RTCNT continues
counting up during manual reset signal assertion, a refresh
request occurs to initiate the refresh cycle.
Note that arbitration requests using
BREQ are not accepted
during manual reset signal assertion.
8.3.4 DMA Channel
Control Registers (CHCR)
244
Bits 15, 14 description amended
00: Fixed destination address
(setting prohibited in 16-byte transfer)
245
Bits 13, 12 description amended
00: Fixed source address
(setting prohibited in 16-byte transfer)
8.4.3 Channel Priority
Round-Robin Mode
258
⋅⋅⋅⋅⋅ The priority of round-robin mode is CH0 > CH1 > CH2 >
CH3 immediately after a reset.
When the round-robin mode is specified, cycle-steal mode
and burst mode should not be mixed among the bus modes
for multiple channels.
8.4.4 DMA Transfer Types
Address Modes
Figure 8.6 Example of
DMA Transfer Timing in
Dual Mode (Source:
Ordinary Memory,
Destination: Ordinary
Memory)
262
Figure amended
CKIO
A25 to A0
D31 to D0
WEn
RD
DACKn
(Active-Low)
CSn
Transfer source
address
Transfer destination
address
Data read cycle
Data write cycle
(1st cycle)
(2nd cycle)
Bus Mode and channel
Priority Order
266
Description largely revised
8.5 Precautions
270
Newly added



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com