поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC880CZP133 датащи(PDF) 72 Page - NXP Semiconductors

номер детали MPC880CZP133
подробное описание детали  MPC885/MPC880 PowerQUICC Hardware Specifications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC880CZP133 датащи(HTML) 72 Page - NXP Semiconductors

Back Button MPC880CZP133 Datasheet HTML 68Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 69Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 70Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 71Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 72Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 73Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 74Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 75Page - NXP Semiconductors MPC880CZP133 Datasheet HTML 76Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 87 page
background image
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
72
Freescale Semiconductor
FEC Electrical Characteristics
Figure 73 shows MII receive signal timing.
Figure 73. MII Receive Signal Timing Diagram
15.2
MII and Reduced MII Transmit Signal Timing
The transmitter functions correctly up to a MII_TX_CLK maximum frequency of 25 MHz + 1%. The
RMII transmitter functions correctly up to a RMII_REFCLK maximum frequency of 50 MHz + 1%.
There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the
MII_TX_CLK frequency 1%.
Table 35 provides information on the MII and RMII transmit signal timing.
Table 35. MII Transmit Signal Timing
Num
Characteristic
Min
Max
Unit
M5
MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid
5
ns
M6
MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid
25
ns
M20_RMII
RMII_TXD[1:0], RMII_TX_EN to RMII_REFCLK setup
4
ns
M21_RMII
RMII_TXD[1:0], RMII_TX_EN data hold from RMII_REFCLK rising
edge
2—
ns
M7
MII_TX_CLK and RMII_REFCLK pulse width high
35%
65%
MII_TX_CLK or
RMII_REFCLK
period
M8
MII_TX_CLK and RMII_REFCLK pulse width low
35%
65%
MII_TX_CLK or
RMII_REFCLK
period
M1
M2
MII_RX_CLK (Input)
MII_RXD[3:0] (Inputs)
MII_RX_DV
MII_RX_ER
M3
M4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com