1.8 V Logic Control, 8:1/Dual 4:1 Mux Switches

Data Sheet

ADGS1208/ADGS1209

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2018 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

SPI interface with error detection

Includes CRC, invalid read/write address, and SCLK count

error detection

Supports burst mode and daisy-chain mode

Industry standard SPI Mode 0 and SPI Mode 3 interface

compatible

Round robin mode allows switching times that are

comparable with a parallel interface

Four general-purpose digital outputs that can be used to

control other devices

<1 pC charge injection over full signal range

1 pF off capacitance

Fully specified at ±15 V and +12 V

24-lead LFCSP package

APPLICATIONS

Audio and video routing

Automatic test equipment

Data acquisition systems

Battery-powered systems

Sample-and-hold systems

Communication systems

GENERAL DESCRIPTION

The ADGS1208/ADGS1209 are analog multiplexers comprising

eight single channels and four differential channels, respectively. A

serial peripheral interface (SPI) controls the switches. The SPI

interface has robust error detection features, such as cyclic

redundancy check (CRC) error detection, invalid read/write

address detection, and SCLK count error detection.

It is possible to daisy-chain multiple ADGS1208/ADGS1209

devices together. Daisy-chain mode enables the configuration of

multiple devices with a minimal amount of digital lines. The

ADGS1208/ADGS1209 can also operate in burst mode to

decrease the time between SPI commands.

iCMOS® construction ensures ultralow power dissipation,

making the devices ideally suited for portable and battery-

powered instruments.

Each switch conducts equally well in both directions when on,

and each switch has an input signal range that extends to the

supplies. In the off condition, signal levels up to the supplies

are blocked.

FUNCTIONAL BLOCK DIAGRAMS

ADGS1208

S1

S8

GPO1

CNV

SDO

GPO2

GPO3

GPO4

D

SPI

INTERFACE

SCLK

SDI

Figure 1. ADGS1208 Functional Block Diagram

GPO1

CNV

SDO

GPO2

GPO3

GPO4

SPI

INTERFACE

SCLK

SDI

ADGS1209

S1A

S4B

DA

DB

S4A

S1B

Figure 2. ADGS1209 Functional Block Diagram

for data acquisition and sample-and-hold applications, where

low glitch and fast settling are required.

PRODUCT HIGHLIGHTS

1.

SPI interface removes the need for parallel conversion,

logic traces, and reduces GPIO channel count.

2.

Daisy-chain mode removes additional logic traces when

multiple devices are used.

3.

CRC error detection, invalid read/write address detection,

and SCLK count error detection ensure a robust digital

interface.

4.

CRC and error detection capabilities allow the use of the

ADGS1208/ADGS1209 in safety critical systems.