 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
STPMIC1APQR датащи(PDF) 96 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1APQR датащи(HTML) 96 Page - STMicroelectronics |
|
|
96 / 140 page  6.4.9 LDO3 ALTERNATE mode control register (LDO3_ALT_CR) Table 46. LDO3_ALT_CR 7 6 5 4 3 2 1 0 BYPASS VOUT[4:0] reserved ENA R/W R/W R/W R/W R/W R/W R/W R/W Address: 0x37 Type: read/write register Default: 0bXXXXXX00 where X depends on the value programmed in NVM Description: LDO3 ALTERNATE mode control register. Register is set to a default value in CHECK&LOAD. User can write to this register to control bypass, enable and voltage settings of LDO3 that is applied to ALTERNATE mode. [7] BYPASS: force bypass mode of LDO3 0: LDO3 is in normal mode 1: LDO3 is in bypass mode. VOUT[4:0] bits have no effect. Default value of BYPASS is NVM_LDO3_BYPASS. [6:2] VOUT[4:0]: refer to Table 9. LDO output voltage settings [1] reserved [0] ENA: LDO3 enable bit 0: LDO3 is disabled 1: LDO3 is enabled STPMIC1 Power supplies control registers DS12792 - Rev 7 page 96/140 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
