поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PFS172 датащи(PDF) 60 Page - PADAUK Technology.

номер детали PFS172
подробное описание детали  8bit MTP Type MCU with 8-bit ADC
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PADAUK [PADAUK Technology.]
домашняя страница  http://www.padauk.com.tw/
Logo PADAUK - PADAUK Technology.

PFS172 датащи(HTML) 60 Page - PADAUK Technology.

Back Button PFS172 Datasheet HTML 56Page - PADAUK Technology. PFS172 Datasheet HTML 57Page - PADAUK Technology. PFS172 Datasheet HTML 58Page - PADAUK Technology. PFS172 Datasheet HTML 59Page - PADAUK Technology. PFS172 Datasheet HTML 60Page - PADAUK Technology. PFS172 Datasheet HTML 61Page - PADAUK Technology. PFS172 Datasheet HTML 62Page - PADAUK Technology. PFS172 Datasheet HTML 63Page - PADAUK Technology. PFS172 Datasheet HTML 64Page - PADAUK Technology. Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 92 page
background image
PFS172
8bit MTP MCU with 8-bit ADC
©Copyright 2020, PADAUK Technology Co. Ltd
Page 60 of 92
PDK-DS-PFS172-EN_V000-May 8, 2020
6. IO Registers
6.1. ACC Status Flag Register (flag), IO address = 0x00
Bit
Reset
R/W
Description
7 - 4
-
-
Reserved. Please do not use.
3
0
R/W
OV (Overflow Flag). This bit is set to be 1 whenever the sign operation is overflow.
2
0
R/W
AC (Auxiliary Carry Flag). There are two conditions to set this bit, the first one is carry out
of low nibble in addition operation and the other one is borrow from the high nibble into low
nibble in subtraction operation.
1
0
R/W
C (Carry Flag). There are two conditions to set this bit, the first one is carry out in addition
operation, and the other one is borrow in subtraction operation. Carry is also affected by
shift with carry instruction.
0
0
R/W
Z (Zero Flag). This bit will be set when the result of arithmetic or logic operation is zero;
Otherwise, it is cleared.
6.2. Stack Pointer Register (sp), IO address = 0x02
Bit
Reset
R/W
Description
7 - 0
-
R/W
Stack Pointer Register. Read out the current stack pointer, or write to change the stack
pointer.
6.3. Clock Mode Register (clkmd), IO address = 0x03
Bit
Reset
R/W
Description
7 - 5
111
R/W
System clock (CLK) selection:
Type 0, clkmd[3]=0
Type 1, clkmd[3]=1
000: IHRC÷4
001: IHRC÷2
010: reserved
011: EOSC÷4
100: EOSC÷2
101: EOSC
110: ILRC÷4
111: ILRC (default)
000: IHRC÷16
001: IHRC÷8
010: ILRC÷16 (ICE does NOT Support.)
011: IHRC÷32
100: IHRC÷64
101: EOSC÷8
11x: reserved.
4
1
R/W
Internal High RC Enable. 0 / 1: disable / enable
3
0
R/W
Clock Type Select. This bit is used to select the clock type in bit [7:5].
0 / 1: Type 0 / Type 1.
2
1
R/W
Internal Low RC Enable. 0 / 1: disable / enable
If ILRC is disabled, watchdog timer is also disabled.
1
1
R/W
Watch Dog Enable. 0 / 1: disable / enable
0
0
R/W
Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com