поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C930VCW датащи(PDF) 133 Page - Advanced Micro Devices

номер детали AM79C930VCW
подробное описание детали  PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C930VCW датащи(HTML) 133 Page - Advanced Micro Devices

Back Button AM79C930VCW Datasheet HTML 129Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 130Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 131Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 132Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 133Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 134Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 135Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 136Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 137Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 161 page
background image
P R E L I M I N A R Y
AMD
133
Am79C930
PCMCIA I/O READ ACCESS
Parameter
Symbol
Parameter Description
Test Conditions
Min
Max
Unit
tAVIGL
Address setup to
IORD
70
ns
tIGHAX
Address hold from
IORD
20
ns
tRGLIGL
REG setup to IORD
5ns
tIGHRGH
REG hold from IORD
0ns
tELIGL
CE setup to IORD
5ns
tIGHEH
CE hold from IORD
20
ns
tIGLIGH
IORD width
165
ns
tIGLIAL
INPACK
↓ delay from IORD ↓
045
ns
tIGHIAH
INPACK
↑ delay from IORD ↑
45
ns
tIGLWTL
WAIT
↓ delay from IORD ↓
35
ns
tWTLWTH
WAIT width
Notes 1, 2
53 X TCLKIN
ns
tWTHQV
Data delay from
WAIT
0ns
tIGLQNZ
Data enabled from
IORD
Note 2
0
ns
tIGLQV
Data delay from
IORD
100
ns
tIGHQX
Data hold from
IORD
0ns
tIGHQZ
Data disabled from
IORD
Note 2
20
ns
Notes:
1. The max value for this parameter assumes the following worst case situation:
Value
Worst Case
0
FLASH and SRAM wait states set at “3.”
1
Host performs PCMCIA WRITE cycle at same time that Am79C930 embedded 80188 controller begins
instruction fetch cycle to FLASH memory.
2
PCMCIA WRITE cycle is posted internal to Am79C930 device, pending the completion of the embedded 80188
controller access.
3
Host performs PCMCIA READ cycle immediately following completion of PCMCIA WRITE cycle.
4
After completion of first embedded 80188 access to FLASH, posted PCMCIA WRITE executes to SRAM;
PCMCIA READ stycle is being held in wait state.
5
After completion of posted ISA WRITE cycle, new embedded 80188 access to FLASH begins.
6
After completion of second embedded 80188 access to FLASH, PCMCIA READ cycle is allowed to proceed
onto memory bus to SRAM; host is still held in wait state.
7
At SRAM READ cycle completion, data is delivered to PCMCIA bus and wait state is exited.
2. Parameter is not included in production test.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com