AM79C930VCW datasheet(111/161 Pages) AMD

111 / 161 page

P R E L I M I N A R Y

AMD

111

Am79C930

Delimiter may be used for start of frame recognition by appropriate

settings of the SD[1:0] bits in the Network Configuration Register

(TCR0).

Start of Frame detection is performed on the bits in the or-

der that they appear on the medium, with the SDLT LSB, bit 0, being

checked against the first bit to arrive at the Am79C930 (RX case) or

the first bit to leave the Am79C930 (Tx case) and continuing in

that order.

TCR11: Interrupt Register 3

This register is the TAI Interrupt Register 3. Provides in-

terrupt status information. Any interrupt bit may be

cleared by writing a 1 to the bit location. Writing a 0 to a

bit location has no effect on the bit value. An interrupt in

TCR11 will be signaled in TIR4 through the MOREINT

bit when the associated unmask bit has been set in

TCR12.

CONFIGURATION REGISTER INDEX:

0Bh

Bit

Name

Reset Value

Description

7:4

Reserved

–

Reserved. Must be written as a 0. Reads of these bits produce

undefined data.

U1INT

USER1 Interrupt. When U1INT is set to 1, it indicates that a change

of state has occurred at the USER1/IRQ12 pin. The change of state

required to signal an interrupt on the U1INT bit is determined by the

settings of the U1INTSC bits of TCR7[4:3]. This function may be

disabled with an appropriate setting of the U1INTSC bits. A corre-

sponding unmask bit for this interrupt source exists in TCR12.

RUNERR

Run Length Error. When RUNERR is set to a 1, it indicates that the

total number of 1s during a received message exceeds the total

number of 0s at any given time by 25, or that the total number of 0s

in the message at any given time exceeds the number of 1s in the

message by 27. This function may be disabled with the DISRNR bit

of TCR27.

ATFO

Asynchronous Transmit FIFO Overflow. When ATFO is set to 1, it

indicates that the asynchronous transmit FIFO has overflowed.

ATFU

Asynchronous Transmit FIFO Underflow. When ATFU is set to 1, it

indicates that the asynchronous transmit FIFO has underflowed.

TCR12: Interrupt Unmask Register 3

This register is the Interrupt Unmask Register 3.

Each bit in this register will unmask the corresponding

interrupt of the Interrupt Register 2 (TIR5) when the un-

mask bit is set to 1.

CONFIGURATION REGISTER INDEX:

0Ch

Bit

Name

Reset Value

Description

7:4

Reserved

–

Reserved. Must be written as a 0. Reads of these bits produce

undefined data.

U1INTU

USER1 Interrupt Unmask.

RUNERRU

RUNERR Interrupt Unmask.

ATFOU

Asynchronous Transmit FIFO Overflow Interrupt Unmask.

ATFUU

Asynchronous Transmit FIFO Underflow Interrupt Unmask.

AM79C930VCW датащи(PDF) 111 Page - Advanced Micro Devices

AM79C930VCW датащи(HTML) 111 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL