поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LT4256-3IGN датащи(PDF) 14 Page - Linear Technology

номер детали LT4256-3IGN
подробное описание детали  Positive High Voltage Hot Swap Controller with Open-Circuit Detect
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LT4256-3IGN датащи(HTML) 14 Page - Linear Technology

Back Button LT4256-3IGN Datasheet HTML 10Page - Linear Technology LT4256-3IGN Datasheet HTML 11Page - Linear Technology LT4256-3IGN Datasheet HTML 12Page - Linear Technology LT4256-3IGN Datasheet HTML 13Page - Linear Technology LT4256-3IGN Datasheet HTML 14Page - Linear Technology LT4256-3IGN Datasheet HTML 15Page - Linear Technology LT4256-3IGN Datasheet HTML 16Page - Linear Technology LT4256-3IGN Datasheet HTML 17Page - Linear Technology LT4256-3IGN Datasheet HTML 18Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
LT4256-3
14
42563f
APPLICATIO S I FOR ATIO
Therefore, using RETRY only, the LT4256-3 will either
latch off after an overcurrent fault condition or it will go
into a hiccup mode.
Power Good Detection
The LT4256-3 includes a comparator for monitoring the
output voltage. The output voltage is sensed through the
FB pin via an external resistor string. The comparator’s
output (PWRGD) is an open collector capable of operating
from a pull-up as high as 80V.
PWRGD can be used to directly enable/disable a power
module with an active high enable input. Figure 12 shows
how to use PWRGD to control an active low enable input
power module. Signal inversion is accomplished by tran-
sistor Q2 and R10.
The thresholds for the FB pin are 4.45V (low to high) and
3.99V (high to low). To calculate the PWRGD thresholds,
use the following equations:
R
V
kR
R
k
V
8=
V
• R9, high to low
(7)
(8a)
= 4.45V 1+
R8
R9
, low to high
(8b)
THPWRGD
THPWRGD
399
1
20
8
9
200
.
–


Ω≤
+
≤
Ω


OPEN Pin/Open FET Detection
OPEN is an output which signals abnormally low load
currents. When the voltage across the sense resistor is
less than 3mV, the open collector pull-down device is shut
off allowing OPEN to be externally pulled high. OPEN is
always active when VCC is above 9.8V. If VCC is below 9.8V
(the internal UVLO threshold), OPEN is pulled low.
Open-circuit MOSFETs are detected with the LT4256-3 by
monitoring the voltage across R5 with OPEN while moni-
toring the output voltage with PWRGD. An open FET
condition is signalled when OPEN is high and PWRGD is
low (after the part has completed its start-up cycle).
Figure 12. Active Low Enable PWRGD Application
4256 F12
R5
100m
Ω
LT4256-3
SENSE
13
10
5
7
8
16
15
1
2
4
9
VCC
GATE
FB
12
VOUT
PWRGD
RETRY
UV
OV
TIMER
GND
VCC
24V
(SHORT PIN)
Q1
IRFZ34VS
D1
CMPZ5241BS
11V
R3
4.02k
R2
4.02k
R1
32.4k
R7
100
Ω
R6
10
Ω
VOUT
24V
400mA
VLOGIC
R4
27k
R8
14k
CL
R10
51k
C2
33nF
C3
0.01
µF
C1
10nF
OPEN
UV = 20V
OV = 40V
PWRGD = 18V
R9
4.02k
Q2
ZN3904
PWRGD
GND
D2
SMAT70A
+



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com