поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42438-DMZ датащи(PDF) 27 Page - Cirrus Logic

номер детали CS42438-DMZ
подробное описание детали  108 dB, 192 kHz 6-in, 8-out TDM CODEC
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42438-DMZ датащи(HTML) 27 Page - Cirrus Logic

Back Button CS42438-DMZ Datasheet HTML 23Page - Cirrus Logic CS42438-DMZ Datasheet HTML 24Page - Cirrus Logic CS42438-DMZ Datasheet HTML 25Page - Cirrus Logic CS42438-DMZ Datasheet HTML 26Page - Cirrus Logic CS42438-DMZ Datasheet HTML 27Page - Cirrus Logic CS42438-DMZ Datasheet HTML 28Page - Cirrus Logic CS42438-DMZ Datasheet HTML 29Page - Cirrus Logic CS42438-DMZ Datasheet HTML 30Page - Cirrus Logic CS42438-DMZ Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 64 page
background image
DS646PP2
27
5.2
Analog Inputs
5.2.1 Line Level Inputs
AINx+ and AINx- are the line level differential analog inputs internally biased to VQ, approxi-
mately VA/2. Figure 9 on page 28 shows the full-scale analog input levels. The CS42438 also
accommodates single-ended signals on all inputs, AIN1-AIN6. See “ADC Input Filter” on
page 51 for the recommended input filters.
Hardware Mode
AIN Volume Control and ADC Overflow status are not accessible in Hardware Mode. Single-
ended operation is only supported for ADC3. See section 5.2.2 below.
Software Mode
For single-ended operation on ADC1-ADC3 (AIN1 to AIN6), the ADCx_SINGLE bit in the regis-
ter “ADC Control & DAC De-emphasis (address 05h)” on page 45 must be set appropriately (see
Figure 21 on page 51 for required external components).
The gain/attenuation of the signal can be adjusted for each AINx independently through the
“AINX Volume Control (address 11h-16h)” on page 49. The ADC output data is in 2’s comple-
ment binary format. For inputs above positive full scale or below negative full scale, the ADC will
output 7FFFFFH or 800000H, respectively and cause the ADC Overflow bit in the register “Sta-
tus (address 19h) (Read Only)” on page 50 to be set to a ‘1’.
AIN5 Multiplexer
Selects between AIN5A and
AIN5B when ADC3 in Sin-
gle-Ended Mode
“AIN5_MUX” pin 1
see section
5.2.2
AIN6 Multiplexer
Selects between AIN6A and
AIN6B when ADC3 in Sin-
gle-Ended Mode
“AIN6_MUX” pin 2
see section
5.2.2
DAC Volume Control/Mute/Invert
All DAC Volume = 0 dB, un-
muted, not inverted
--
ADC Volume Control
All ADC Volume = 0 dB
-
-
DAC Soft Ramp/Zero Cross
Immediate Change
-
-
ADC Soft Ramp/Zero Cross
Immediate Change
-
-
DAC Auto-Mute
Enabled
-
-
Status Interrupt
N/A
-
-
Hardware Mode Feature Summary
Function
Default Configuration
Hardware Control
Note
Table 2. Hardware Configurable Settings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com