поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42438-DMZ датащи(PDF) 46 Page - Cirrus Logic

номер детали CS42438-DMZ
подробное описание детали  108 dB, 192 kHz 6-in, 8-out TDM CODEC
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42438-DMZ датащи(HTML) 46 Page - Cirrus Logic

Back Button CS42438-DMZ Datasheet HTML 42Page - Cirrus Logic CS42438-DMZ Datasheet HTML 43Page - Cirrus Logic CS42438-DMZ Datasheet HTML 44Page - Cirrus Logic CS42438-DMZ Datasheet HTML 45Page - Cirrus Logic CS42438-DMZ Datasheet HTML 46Page - Cirrus Logic CS42438-DMZ Datasheet HTML 47Page - Cirrus Logic CS42438-DMZ Datasheet HTML 48Page - Cirrus Logic CS42438-DMZ Datasheet HTML 49Page - Cirrus Logic CS42438-DMZ Datasheet HTML 50Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 64 page
background image
46
DS646PP2
Function:
When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC2.
+6 dB digital gain is automatically applied to the serial audio data of ADC2. The negative leg must be
driven to the common mode of the ADC. See Figure 21 on page 51 for a graphical description.
7.6.6
ADC3 SINGLE-ENDED MODE (ADC3 SINGLE)
Default = 0
0 - Disabled; Differential input to ADC
1 - Enabled; Single-Ended input to ADC
Function:
When disabled, this bit removes the 4:2 multiplexer from the signal path of ADC3 allowing a differen-
tial input. When enabled, this bit allows the user to choose between 4 single-ended inputs to ADC3,
using the AIN5_MUX and AIN6_MUX bits. See Figure 10 on page 28 and Figure 21 on page 51 for
graphical descriptions.
7.6.7
ANALOG INPUT CH. 5 MULTIPLEXER (AIN5_MUX)
Default = 0
0 - Single-Ended Input AIN5A
1 - Single-Ended Input AIN5B
Function:
ADC3 can accept single-ended input signals when the ADC3 SINGLE bit is enabled. The AIN5_MUX
bit selects between two input channels (AIN5A or AIN5B) to be sent to ADC3 in single-ended mode.
This bit is ignored when the ADC3_SINGLE bit is disabled. See Figure 10 on page 28 for a graphical
description.
7.6.8
ANALOG INPUT CH. 6 MULTIPLEXER (AIN6_MUX)
Default = 0
0 - Single-Ended Input AIN6A
1 - Single-Ended Input AIN6B
Function:
ADC3 can accept a single-ended input signal when the ADC3 SINGLE bit is enabled. The AIN6_MUX
bit selects between two input channels (AIN6A or AIN6B) to be sent to ADC3 in single-ended mode.
This bit is ignored when the ADC3_SINGLE bit is disabled. See Figure 10 on page 28 for a graphical
description.
7.7
TRANSITION CONTROL (ADDRESS 06H)
7.7.1
SINGLE VOLUME CONTROL (DAC_SNGVOL, ADC_SNGVOL)
Default = 0
7
654
32
10
DAC_SNGVOL
DAC_SZC1
DAC_SZC0
AMUTE
MUTE ADC_SP ADC_SNGVOL
ADC_SZC1
ADC_SZC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com