поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS6403 датащи(PDF) 19 Page - Cirrus Logic

номер детали CS6403
подробное описание детали  Echo-Cancelling Codec
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS6403 датащи(HTML) 19 Page - Cirrus Logic

Back Button CS6403 Datasheet HTML 15Page - Cirrus Logic CS6403 Datasheet HTML 16Page - Cirrus Logic CS6403 Datasheet HTML 17Page - Cirrus Logic CS6403 Datasheet HTML 18Page - Cirrus Logic CS6403 Datasheet HTML 19Page - Cirrus Logic CS6403 Datasheet HTML 20Page - Cirrus Logic CS6403 Datasheet HTML 21Page - Cirrus Logic CS6403 Datasheet HTML 22Page - Cirrus Logic CS6403 Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 54 page
background image
Register SSI_CR0
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
RST
SLP
AGCRD
NECD
FHPD
NHPD
CE
PED
GBC1
GBC0
AECB1 AECB0
00
00
00
00
10
10
This register is read from the SSI by the CPU only upon exit from Reset and Sleep. This register is
cleared at reset except for B3-B0 (see below).
BIT
NAME
VALUE
FUNCTION
RST
Reset
0
R
1
Normal operation.
Control registers and RAMs are cleared, and then
control constants are loaded into Data RAM. SSI is
still operational, though writes to any control bit
except RST are ignored.
SLP
Sleep
0
R
1
Normal operation.
The CPU and AFP on the CS6403 are powered
down. Control registers and RAMs are unaffected.
Serial Data transactions that occur during power
down are transferred directly between the SSI and
the codec, bypassing the CPU. As a result, echo is
passed uncancelled.
AGCRD
AGC-Rescale Disable
0
R
1
SPKROUT volume is scaled to full-scale after
peak-limiter.
SPKROUT signal is peak-limited version of far-end
input.
NECD
NEC Disable
0
R
1
10 ms of the available 64 ms of EC taps are
allocated by default to network echo cancellation.
No taps are allocated to network echo cancellation.
FHPD
FE_IN High-Pass
Disable
0
R
1
A high-pass filter ((1-D)/(1-0.75D)) is inserted in the
far-end input signal path.
This filter is bypassed.
NHPD
NE_IN High-Pass Disable
0
R
1
A high-pass filter ((1-D)/(1-0.75D)) is inserted in the
near-end input signal path.
This filter is bypassed.
CE
Companding Enable
0
R
1
Data in 16-bit data modes is linear (i.e., not
companded).
b15 is still used as the steering bit, but if b15=0, the
least significant 8 bits are companded data.
PED
Pre-Emphasis Disable
0
R
1
A pre-emphasis filter is placed before the input to the
adaptive filter.
This filter is bypassed.
"R" indicates value after Reset
CS6403
DS192PP6
19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com