13 / 19 page

CY7C024V/025V/026V
CY7C0241V/0251V/036V
13
PRELIMINARY
Note:
41. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Switching Waveforms (continued)
ADDRESS MATCH
tPS
tBLC
tBHC
ADDRESS MATCH
tPS
tBLC
tBHC
CER Valid First:
ADDRESS L,R
BUSYR
CEL
CER
BUSYL
CER
CE L
ADDRESSL,R
Busy Timing Diagram No.1 (CE Arbitration)[41]
CELValid First:
ADDRESS MATCH
tPS
ADDRESSL
BUSY R
ADDRESS MISMATCH
tRC or tWC
tBLA
tBHA
ADDRESSR
ADDRESS MATCH
ADDRESS MISMATCH
tPS
ADDRESSL
BUSY L
tRC or tWC
tBLA
tBHA
ADDRESSR
Right Address Valid First:
Busy Timing Diagram No.2 (Address Arbitration)[41]
Left Address Valid First: