поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LM2502 датащи(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
номер детали LM2502
подробное описание детали  Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2502 датащи(HTML) 9 Page - National Semiconductor (TI)

Back Button LM2502 Datasheet HTML 5Page - National Semiconductor (TI) LM2502 Datasheet HTML 6Page - National Semiconductor (TI) LM2502 Datasheet HTML 7Page - National Semiconductor (TI) LM2502 Datasheet HTML 8Page - National Semiconductor (TI) LM2502 Datasheet HTML 9Page - National Semiconductor (TI) LM2502 Datasheet HTML 10Page - National Semiconductor (TI) LM2502 Datasheet HTML 11Page - National Semiconductor (TI) LM2502 Datasheet HTML 12Page - National Semiconductor (TI) LM2502 Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 27 page
background image
Functional Description
BUS OVERVIEW
The LM2502 is a dual link Transceiver configurable part that
supports a 16-bit CPU (m68 or i80) style interface. The MPL
physical layer is purpose-built for an extremely low power
and low EMI data transmission while requiring the fewest
number of signal lines. No external line components are
required, as termination is provided internal to the MPL
receiver. A maximum raw throughput of 307 Mbps (raw) is
possible with this chipset. When the protocol overhead is
taken into account, a maximum data throughput of 245 Mbps
is possible. The MPL interface is designed for use with
common 50
Ω to 100Ω lines using standard materials and
connectors. Lines may be microstrip or stripline construction.
Total length of the interconnect is expected to be less than
20cm.
SERIAL BUS TIMING
Data valid is relative to both edges for a WRITE as shown in
Figure 4. Data valid is specified as: Data Valid before Clock,
Data Valid after Clock, and Skew between data lines should
be less than 500ps.
Data is strobed out on the rising edge by the Slave for a
READ as shown in Figure 5. The Master monitors for the
start bit transition (Low to High) and selects the best strobe
to sample the incoming data on. This is done to account for
the round trip delay of the interconnect and application data
rate.
20093302
FIGURE 3. MPL Point-to-Point Bus
20093303
FIGURE 4. Dual Link Timing (WRITE)
20093304
FIGURE 5. Dual Link Timing (READ)
www.national.com
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com