поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LM2502 датащи(PDF) 25 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
номер детали LM2502
подробное описание детали  Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2502 датащи(HTML) 25 Page - National Semiconductor (TI)

Back Button LM2502 Datasheet HTML 19Page - National Semiconductor (TI) LM2502 Datasheet HTML 20Page - National Semiconductor (TI) LM2502 Datasheet HTML 21Page - National Semiconductor (TI) LM2502 Datasheet HTML 22Page - National Semiconductor (TI) LM2502 Datasheet HTML 23Page - National Semiconductor (TI) LM2502 Datasheet HTML 24Page - National Semiconductor (TI) LM2502 Datasheet HTML 25Page - National Semiconductor (TI) LM2502 Datasheet HTML 26Page - National Semiconductor (TI) LM2502 Datasheet HTML 27Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 25 / 27 page
background image
Application Information (Continued)
Figure 21 shows the typical timing of the RGB application.
The 6X PLL setting (PLLCON[2:0] = 010’b) is selected. The
PCLK is applied to both the WR* and CLK inputs on the
Master. The rising edge on the WR* (PCLK) signal samples
the data by the Master for serialization. The CLK input can
be the PCLK (if timing requirements are met) or a synchro-
nous clock to the PCLK signal. The HS connects to the CS1*
signal and the HS* (inverted HS) is connected to the CS2*.
With this configuration there will always be a valid CS* LOW
on the Master input. The RGB information is then serialized
and passed to the Slave via the MPL bus. It takes 5 MC
cycles to complete the transfer and with the 6X PLL setting,
there will be two idle bits on the MD (1 MC cycle) lines before
the next transfer. Recovery of the RGB interface (RGB565,
HS, VS and PCLK) is provided at the Slave output. The
PCLK is slightly shifted later in time (1 MC cycle) but ad-
equate timing margin (increased set, shorted hold) is still
provided.
20093323
FIGURE 21. RGB565 Application Timing
www.national.com
25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com