ADF7012 datasheet(12/28 Pages) AD

12 / 28 page

ADF7012

Rev. 0 | Page 12 of 28

CIRCUIT DESCRIPTION

PLL OPERATION

A fractional-N PLL allows multiple output frequencies to be

generated from a single-reference oscillator (usually a crystal)

simply by changing the programmable N value found in the N

compared to a divided-down version of the output frequency

(VCO/N). If VCO/N is too low a frequency, typically the output

frequency is lower than desired, and the PFD and charge-pump

combination sends additional current pulses to the loop filter.

This increases the voltage applied to the input of the VCO.

Because the VCO of the ADF7012 has a positive frequency vs.

voltage characteristic, any increase in the Vtune voltage applied

to the VCO input increases the output frequency at a rate of kV,

the tuning sensitivity of the VCO (MHz/V). At each interval of

1/PFD seconds, a comparison is made at the PFD until the PFD

and charge pump eventually force a state of equilibrium in the

PLL where PFD frequency = VCO/N. At this point, the PLL can

be described as locked.

PFD

CRYSTAL/R

LOOP FILTER

FVCO

VCO

VCO/N

Figure 26.

PFD

CRYSTAL

OUT

(1)

For a Fractional N PLL

⎟

⎠

⎞

⎜

⎝

⎛

FRAC

INT

PFD

OUT

(2)

where NFRAC can be bits M1 to M12 in the fractional N register.

CRYSTAL OSCILLATOR

The on-board crystal oscillator circuitry (Figure 27) allows an

inexpensive quartz crystal to be used as the PLL reference. The

oscillator circuit is enabled by setting XOEB low. It is enabled by

default on power-up and is disabled by bringing CE low. Errors

in the crystal can be corrected using the error correction

A single-ended reference may be used instead of a crystal, by

applying a square wave to the OSC2 pin, with XOEB set high.

OSC1

CP1

CP2

OSC2

Figure 27.

Two parallel resonant capacitors are required for oscillation at

the correct frequency—the value of these depend on the crystal

specification. They should be chosen so that the series value of

capacitance added to the PCB track capacitance adds to give the

load capacitance of the crystal, usually 20 pF. Track capacitance

values vary between 2 pF to 5 pF, depending on board layout.

Where possible, to ensure stable frequency operation over all

conditions, capacitors should be chosen so that they have a very

low temperature coefficient and/or opposite temperature

coefficients

CRYSTAL COMPENSATION REGISTER

The ADF7012 features a 15-bit fixed modulus, which allows the

output frequency to be adjusted in steps of FPFD/15. This fine

resolution can be used to easily compensate for initial error and

temperature drift in the reference crystal.

FADJUST = FSTEP × FEC

(3)

where FSTEP = FPFD/215 and FEC = Bits F1 to F11 in the R

represents the sign of the FEC number.

Example

FPFD = 10 MHz

FADJUST = −11 kHz

FSTEP = 10 MHz/215 = 305.176 Hz

FEC = −11 kHz/305.17 Hz = −36 = −(00000100100) =

11111011100 = 0x7DC

CLOCK OUT CIRCUIT

The clock out circuit takes the reference clock signal from the

oscillator section above and supplies a divided-down 50:50

mark-space signal to the CLKOUT pin. An even divide from

2 to 30 is available. This divide is set by the DB[19:22] in the R

DVDD

CLKOUT

ENABLE BIT

CLKOUT

OSC1

DIVIDER

1 TO 15

÷2

Figure 28.

ADF7012 датащи(PDF) 12 Page - Analog Devices

ADF7012 датащи(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

датащи скачать

ссылки URL