PIC18LF8621 datasheet(21/396 Pages) MICROCHIP

21 / 396 page

 2005 Microchip Technology Inc.

DS39612B-page 19

PIC18F6525/6621/8525/8621

PORTH is a bidirectional I/O port(6).

RH0/A16

RH0

A16

—79

I/O

TTL

Digital I/O.

External memory address 16.

RH1/A17

RH1

A17

—80

I/O

TTL

Digital I/O.

External memory address 17.

RH2/A18

RH2

A18

—1

I/O

TTL

Digital I/O.

External memory address 18.

RH3/A19

RH3

A19

—2

I/O

TTL

Digital I/O.

External memory address 19.

RH4/AN12/P3C

RH4

AN12

P3C(7)

—22

I/O

Analog

—

Digital I/O.

Analog input 12.

ECCP3 output P3C.

RH5/AN13/P3B

RH5

AN13

P3B(7)

—21

I/O

Analog

—

Digital I/O.

Analog input 13.

ECCP3 output P3B.

RH6/AN14/P1C

RH6

AN14

P1C(7)

—20

I/O

Analog

—

Digital I/O.

Analog input 14.

ECCP1 output P1C.

RH7/AN15/P1B

RH7

AN15

P1B(7)

—19

I/O

Analog

—

Digital I/O.

Analog input 15.

ECCP1 output P1B.

TABLE 1-2:

PIC18F6525/6621/8525/8621 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

Type

Buffer

Type

Description

PIC18F6X2X

PIC18F8X2X

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

= Schmitt Trigger input with CMOS levels

Analog = Analog input

= Input

= Output

= Power

= Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX (CONFIG3H<0>) is not set (all

Program Memory modes except Microcontroller).

2: Default assignment for ECCP2/P2A when CCP2MX is set (all devices).

3: External memory interface functions are only available on PIC18F8525/8621 devices.

4: Default assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is set and for

all PIC18F6525/6621 devices.

5: Alternate assignment for ECCP2/P2A in PIC18F8525/8621 devices when CCP2MX is not set (Microcontroller mode).

6: PORTH and PORTJ (and their multiplexed functions) are only available on PIC18F8525/8621 devices.

7: Alternate assignment for P1B/P1C/P3B/P3C for PIC18F8525/8621 devices when ECCPMX (CONFIG3H<1>) is not set.

8: AVDD must be connected to a positive supply and AVSS must be connected to a ground reference for proper operation of

the part in user or ICSP™ modes. See parameter D001 for details.

9: RG5 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.

PIC18LF8621 датащи(PDF) 21 Page - Microchip Technology

PIC18LF8621 датащи(HTML) 21 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL